# An X-Band 100 W GaN HEMT Power Amplifier Using a Hybrid Switching Method for Fast Pulse Switching 

Hyo-Jong Kim, Woo-Jin Cho, Jun-Hyung Kwon, and Jong-Wook Lee*


#### Abstract

This paper presents a new hybrid switching technique for enhanced pulsemode solid-state power amplifiers (SSPAs). In the proposed technique, pulse timing for bias stabilization is effectively decoupled from pulse amplification. The decoupling allows fast pulse switching by reducing the pulse width and increasing the pulse repetition frequency (PRF). The new switching method is applied to an X-band SSPA using GaN HEMT. The advantage of the proposed method is demonstrated by its excellent pulse characteristic. The proposed technique achieves a fast PRF of 100 kHz and a narrow pulse width of $1 \mu \mathrm{sec}$. The measured rise/fall time(RFT) is $12.5 / 11.1 \mathrm{nsec}$, which is more than four times less than that of previous works. In addition, an excellent pulse droop of 0.43 dB is achieved with an output power of 51.3 dBm at 9.9 GHz . The fabricated SSPA shows a maximum output power of 135 W , a small signal gain of 47 dB , and power added efficiency (PAE) of $28.2 \%$ at 9.9 GHz . These results show that the proposed pulse switching technique provides a promising solution for SSPAs using a high-power GaN HEMT.


## 1. INTRODUCTION

Radars are used in a wide range of applications, including weather observation, air traffic control, air surveillance, and target tracking. A power amplifier (PA) with highpower, linearity,and efficiency is a key component in radar systems $[1-6]$. In the past, the power available from individual solid-state devices has been limited when compared with vacuum tube devices. Recently, significant progress has been made on GaN high-electron-mobility transistors (HEMT) for highpower solid-state power amplifiers (SSPAs) [717]. Using pulse compression techniques, radar systems using SSPAs show similar performance to that of vacuum tubes [7]. The GaN HEMT amplifier in [12] produces a 400 W output power in Class-AB pulse mode for a 3.5 GHz WiMAX base station. The work in [14] presents an X-band 100 W pulse mode GaN amplifier for radar systems. The work in [17] presents a GaN HEMT generating 870 W in the S-band (2.9-3.3 GHz).

To relieve the cooling requirement, high-power amplifiers usually operate in pulse mode. Pulse mode operation in time division duplex (TDD) radar systems reduces loss and noise [18]. In pulse mode operation, switching time and pulse flatness are important parameters in TDD radar systems. Sharp pulse edges and narrow pulse width are required to increase radar range resolution. Previous studies have examined the effect of these parameters in pulse mode radar systems [12-15]. The work in [12] used the Class-AB pulse mode, which exhibited slow switching time via time sequential operation. The work in [13] investigated the effect of pulse width on the drain current of GaN HEMT. The authors in [15] conducted a comparative study on various bias modulation methods for a pulse mode SSPA. As shown in [13] and [15], the output pulse characteristic is heavily affected by bias switching, and switching time increases with the output power level. This is because the charging time of the capacitive elements

[^0]present in the bias switching network increases with power. Given the trade-off between pulse distortion and output power in the conventional method, it is difficult to obtain a narrow pulse width under high power operation.

In this paper, we propose a new pulse switching method to solve the trade-off problem. In the proposed method, we add a pulse modulation switch at the input of the amplifier, and the switch is operated in a synchronous manner with the bias modulation. In this way, the pulse timing for bias modulation is effectively decoupled from the pulse amplification. The de-coupling effectively removes the output pulse distortion due to the fast pulse switching, allowing for pulse mode operation with a narrow pulse under high power operation. Using the proposed technique, we fabricate a pulse mode SSPA delivering over 100 W in the X-band. Comparisons of measured data with previous works demonstrate enhancement in such parameters as rise/fall time (RFT), pulse width, pulse droop, and pulse repetition frequency (PRF).

## 2. SWITCHING TIME ANALYSIS

Figure 1 shows conventional methods for pulse mode SSPA; the input pulse modulation method is shown in Fig. 1(a). In this method, pulse modulation is performed outside an SSPA using an external switch, and the SSPA subsequently amplifies the modulated signal. The RFT of the output pulse is determined via the characteristics of the external switch. This method has an advantage in that the amplifier design can be tailored to optimize the output pulse characteristics, and high linearity can be achieved. The drawback is that the amplifier operates continuously even when there is no input signal resulting in low efficiency. The bias pulse modulation method is shown in Fig. 1(b). In this method, a continuous wave (CW) signal is supplied to the input of an SSPA. For pulse modulation, the power supply is switched on and off by a bias switching driver (BSD) $[7,13,15]$. This method provides relatively simple implementation compared to input pulse modulation. In addition, this method can achieve high efficiency because the bias is applied only when there is an input signal. The disadvantage is that the output pulse shape is easily affected by the BSD. When a fast bias transient is applied to the BSD, it adversely affects the output pulse shape resulting in overshoot and ringing. Thus, there exists a tight coupling between the pulse modulation and bias switching. Using these conventional methods, it is difficult to achieve both high power and fast pulse switching.


Figure 1. Conventional pulse mode operation. (a) Input pulse modulation, (b) bias pulse modulation methods.

### 2.1. Switching Time Analysis of Power Transistor

RFT is an important parameter in pulse mode operation, and determines the minimum pulse width and the maximum PRF. The RFT is determined via the delay in both the power transistor and BSD. First, we analyze the switching time of the power transistor. Figure 2 shows a schematic of the switching time analysis; the transistor parameters include a series gate resistance $R_{g}$, gate-to-source capacitance $C_{g s}$, gate-to-drain capacitance $C_{g d}$, transconductance $g_{f s}$, source inductance $L_{s}$, and drain inductance $L_{d}$. To simplify the analysis, we neglect small source and drain resistances. Using a voltage step $V_{G} u(t)$, the gate is pulsed from $V_{G S 0}=-5 \mathrm{~V}$, which is smaller than the threshold voltage $V_{T}$. A fixed bias voltage


Figure 2. Transistor schematic.


Figure 3. Voltage and current waveforms. (a) Turn-on (b) turnoff.
$V_{D S}$ is applied at the drain. Figure 3(a) shows voltage and current waveforms during the turn-on transient. The transient is divided into three time intervals [19].

1) Time interval $\boldsymbol{t}_{1}$ : In this time interval, the gate-source voltage $V_{g s}(t)$ is smaller than $V_{T}$, and there is no drain current $I_{D}(t)$ or voltage drop across $L_{s}$. The transient is determined via the charging time of $C_{g s}$ and $C_{g d}$ as

$$
\begin{equation*}
V_{g s}(t)=V_{G}\left(1-e^{\frac{-t}{R g\left(C_{g s}+C_{g d}\right)}}\right) \tag{1}
\end{equation*}
$$

The time interval ends when $V_{g s}\left(t_{1}\right)=V_{T}$. By solving Eq. (1), we obtain

$$
\begin{equation*}
t_{1}=R_{g}\left(C_{g s}+C_{g d}\right) \ln \left(\frac{1}{1-\left(V_{T} / V_{G}\right)}\right) \tag{2}
\end{equation*}
$$

2) Time interval $t_{2}$ : In this time interval, $I_{D}(t)$ rises linearly in proportion to $V_{g s}(t)$. In a packaged device, inductances can have a significant effect on the time delay. $L_{s}$ in particular significantly increases the switching time due to its negative feedback operation. Considering the effect of $L_{s}$ and $L_{d}$ [20], $V_{g s}(t)$ is obtained by solving

$$
\begin{equation*}
K_{1} \frac{d^{2} V_{g s}(t)}{d t^{2}}+K_{2} \frac{d V_{g s}(t)}{d t}+V_{g s}(t)=V_{G}, \tag{3}
\end{equation*}
$$

where $K_{1}=R_{g} C_{g d} g_{f s}\left(L_{s}+L_{d}\right)$ and $K_{2}=R_{g}\left(C_{g s}+C_{g d}\right)+L_{s} g_{f s}$.
Depending on the relative magnitudes of $K_{1}$ and $K_{2}$, Eq. (3) gives either sinusoidal or exponential solutions. In the case of $\left(K_{2}\right)^{2}-4 K_{1} \leq 0$, we obtain sinusoidal solutions as

$$
\begin{equation*}
V_{g s}(t)=V_{G}-\left(V_{G}-V_{T}\right) e^{-\frac{K_{2}}{2 K_{1}} t}\left[\cos \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}} t\right)+\frac{K_{2}}{\sqrt{4 K_{1}-K_{2}^{2}}} \sin \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}} t\right)\right] \tag{4}
\end{equation*}
$$

In the case of $\left(K_{2}\right)^{2}-4 K_{1}>0$, we obtain exponential solutions as

$$
\begin{equation*}
V_{g s}(t)=V_{G}-\frac{V_{T}-V_{G}}{\tau_{2}-\tau_{1}}\left(\tau_{1} e^{-t / \tau_{1}}-\tau_{2} e^{-t / \tau_{2}}\right) . \tag{5}
\end{equation*}
$$

Using a linear transconductance approximation, $I_{D}(t)$ can be expressed as

$$
\begin{equation*}
I_{D}(t)=g_{f s}\left(V_{g s}(t)-V_{T}\right) \tag{6}
\end{equation*}
$$

The time interval $t_{2}$ ends when $I_{D}(t)$ reaches the full load current $I_{O}$. In the case of $\left(K_{2}\right)^{2}-4 K_{1} \leq 0$, time interval $t_{2}$ is obtained by solving Eqs. (4) and (6) as

$$
\begin{align*}
I_{D}\left(t_{2}\right)= & g_{f s}\left[V_{G}-\left(V_{G}-V_{T}\right) e^{-\frac{K_{2}}{2 K_{1}} t_{2}}\left[\cos \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}} t_{2}\right)\right.\right. \\
& \left.\left.+\frac{K_{2}}{\sqrt{4 K_{1}-K_{2}^{2}}} \sin \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}} t_{2}\right)\right]-V_{T}\right]=I_{O} \tag{7}
\end{align*}
$$

In the case of $\left(K_{2}\right)^{2}-4 K_{1}>0$, the time interval $t_{2}$ is obtained by solving Eqs. (5) and (6) as

$$
\begin{equation*}
I_{D}\left(t_{2}\right)=g_{f s}\left[V_{G}-\frac{V_{T}-V_{G}}{\tau_{2}-\tau_{1}}\left(\tau_{1} e^{-t_{2} / \tau_{1}}-\tau_{2} e^{-t_{2} / \tau_{2}}\right)-V_{T}\right]=I_{O}, \tag{8}
\end{equation*}
$$

where $\tau_{1}=2 K_{1} /\left(K_{2}-\sqrt{K_{2}^{2}-4 K_{1}}\right)$ and $\tau_{2}=2 K_{1} /\left(K_{2}+\sqrt{K_{2}^{2}-4 K_{1}}\right)$.
3) Time interval $t_{3}$ : Because $I_{D}(t)=I_{O}$ is constant in this interval, $V_{g s}(t)$ is kept at a fixed gate voltage $V_{G P}$ as

$$
\begin{equation*}
V_{g s}(t)=V_{T}+I_{O} / g_{f s}=V_{G P} \tag{9}
\end{equation*}
$$

When $V_{g s}(t)=V_{G P}$, the gate current $I_{G}$ charges only $C_{g d}$. Therefore, the change in $V_{g d}$ is the same as $-V_{d s}(t)$, where $d V_{g d} / d t=-d V_{d s} / d t=I_{G} / C_{g d}=\left[\left(V_{G}-V_{G P}\right) / R_{g}\right] / C_{g d}$. Using the initial condition of $V_{d s} 0, V_{d s}(t)$ can be expressed as

$$
\begin{equation*}
V_{d s}(t)=V_{D S 0}-\frac{V_{G}-\left(V_{T}+I_{O} / g_{f s}\right)}{R_{g} C_{g d}} t=V_{D S 0}-\frac{V_{G}-V_{G P}}{R_{g} C_{g d}} t . \tag{10}
\end{equation*}
$$

At the end of time interval $t_{3}, V_{d s}(t)$ reaches the on state voltage $V_{D S, o n}$. Using Eq. (1), $t_{3}$ is expressed as

$$
\begin{equation*}
t_{3}=\frac{\left(V_{D S 0}-V_{D S, o n}\right) R_{g} C_{g d}}{V_{G}-\left(V_{T}+I_{O} / g_{f s}\right)} . \tag{11}
\end{equation*}
$$

Figure 3(b) shows the current and voltage waveforms that occur during turn-off transient. The analysis is similar to the case of turn-on transient.
4) Time interval $t_{4}$ : In this time interval, $V_{g s}(t)$ falls at a rate determined by the time constant $R_{g}\left(C_{g s}+C_{g d}\right)$. There is no change in $I_{D}(t)$ until $V_{g s}(t)$ falls to $V_{G P}$. During this period, $V_{g s}(t)$ can be expressed as

$$
\begin{equation*}
V_{g s}(t)=V_{G} e^{\frac{-t}{R_{g\left(C C_{g s}+C_{g d}\right)}}} \tag{12}
\end{equation*}
$$

This interval ends at time $t_{4}$ when $V_{g s}(t)$ falls to $V_{G P}$. Using Eqs. (9) and (12), we obtain $t_{4}$ as

$$
\begin{equation*}
t_{4}=R_{g}\left(C_{g s}+C_{g d}\right) \ln \left(\frac{V_{G}}{V_{T}+\left(I_{O} / g_{f s}\right)}\right) \tag{13}
\end{equation*}
$$

5) Time interval $\boldsymbol{t}_{5}$ : In this time interval, $V_{d s}(t)$ rises to $V_{D S}$ while both $I_{D}(t)$ and $V_{g s}(t)$ remains constant. The $I_{G}$ is discharged through $C_{g d}$. Using the initial condition of $V_{D S, o n}, V_{d s}(t)$ can be expressed as

$$
\begin{equation*}
V_{d s}(t)=\frac{1}{R_{g} C_{g d}}\left(V_{T}+\frac{I_{O}}{g_{f s}}\right) t+V_{D S, o n} \tag{14}
\end{equation*}
$$

This interval ends at time $t_{5}$ when $V_{d s}(t)$ rises to $V_{D S}$ and we obtain

$$
\begin{equation*}
t_{5}=\frac{R_{g} C_{g d}\left(V_{D S 0}-V_{D S, o n}\right)}{V_{T}+\left(I_{O} / g_{f s}\right)} . \tag{15}
\end{equation*}
$$

6) Time interval $\boldsymbol{t}_{6}:$ In this time interval, both $I_{D}(t)$ and $V_{g s}(t)$ change. During this time interval, $I_{D}(t)$ falls from $I_{O}$ to zero. This time interval ends at time $t_{6}$ when $V_{g s}(t)$ falls to $V_{T}$. A change in $I_{D}(t)$ produces a change in the voltage across $L_{s}$ and $L_{d}$. This current flow restrains the $V_{g s}(t)$ rate of decrease. A similar analysis may be performed during time interval $t_{2}$. In the case of $\left(K_{2}\right)^{2}-4 K_{1} \leq 0$, time interval $t_{6}$ is obtained by solving

$$
\begin{equation*}
I_{D}\left(t_{6}\right)=g_{f s}\left[\left(V_{T}+I_{O} / g_{f s}\right) e^{-\frac{K_{2}}{2 K_{1}} t_{6}}\left[\cos \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}}\right) t_{6}+\frac{K_{2}}{\sqrt{4 K_{1}-K_{2}^{2}}} \sin \left(\frac{\sqrt{4 K_{1}-K_{2}^{2}}}{2 K_{1}}\right) t_{6}\right]-V_{T}\right]=0 . \tag{16}
\end{equation*}
$$

In the case of $\left(K_{2}\right)^{2}-4 K_{1}>0, t_{6}$ is obtained by solving

$$
\begin{equation*}
I_{D}\left(t_{6}\right)=g_{f s}\left[-\frac{V_{T}+I_{O} / g_{f s}}{\tau_{2}-\tau_{1}}\left(\tau_{1} e^{-t_{6} / \tau_{1}}-\tau_{2} e^{-t_{6} / \tau_{2}}\right)-V_{T}\right]=0 \tag{17}
\end{equation*}
$$

Table 1 shows transistor parameters of a 50 W GaN HEMT which includes two die chips (See Fig. 1) [21]. The parameters are extracted using the method presented in [22]. $R_{g s}$ represents the gate-to-source resistance and $R_{d s}$ the drain-to-source resistance DC parameters are given in the data sheet as $V_{T}=-4 \mathrm{~V}, I_{O}=5 \mathrm{~A}, V_{G P}=1.8 \mathrm{~V}$, and $g_{f s}=4.5 \mathrm{~S}$. The GaN HEMT is biased at $V_{D S 0}=24 \mathrm{~V}$ and $V_{G S 0}=-5 \mathrm{~V}$. Table 2 shows the calculated time intervals. Using Eqs. (2), (8), and (11), we obtain the risetime as $t_{1}+t_{2}+t_{3}=17 \mathrm{nsec}$. For the fall time, we obtain $t_{4}+t_{5}+t_{6}=0.8 \mathrm{nsec}$ using Eqs. (13), (15) and (17). The results show that the GaN HEMT can be switched with a fast RFT that is on the order of a nanosecond.

Table 1. Transistor parameters for a 50 W GaN HEMT.

| Parameter | Value | Parameter | Value | Parameter | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $L_{g}(\mathrm{nH})$ | 0.64 | $L_{d}(\mathrm{nH})$ | 0.45 | $L_{s}(\mathrm{nH})$ | 0.21 |
| $R_{g}(\Omega)$ | 9.1 | $R_{d}(\Omega)$ | 7.78 | $R_{s}(\Omega)$ | 0.86 |
| $R_{g s}(\Omega)$ | 40.3 | $R_{d s}(\Omega)$ | 12.7 | $g_{f s}(\mathrm{~S})$ | 4.5 |
| $C_{g s}(\mathrm{pF})$ | 8.8 | $C_{d s}(\mathrm{pF})$ | 0.2 | $C_{g d}(\mathrm{pF})$ | 0.43 |

Table 2. Calculated time intervals for a 50 W GaN HEMT.

| Time delay | $t_{1}$ | $t_{2}$ | $t_{3}$ | $t_{4}$ | $t_{5}$ | $t_{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time (nsec) | 0.04 | 1.38 | 0.24 | 0.01 | 0.04 | 0.77 |

### 2.2. Switching Time Analysis of Bias Switching Driver

Figure 4(a) shows a schematic of the BSD for gate switching (GS). A simplified equivalent circuit for the switching time analysis is shown in Fig. 4(b). The voltage divider ( $R_{1}$ and $R_{2}$ ) generates a gate switching pulse $V_{P, G S}(t)$. When a power MOSFET $Q_{1}$ is turned on, it provides a low resistance path to the ground. The delay in $Q_{1}$ is determined by a gate resistor $R_{g Q 1}$ and two input capacitors, $C_{g s Q 1}$ and $C_{g d Q 1}$. Because of the abrupt switching action of $Q_{1}$, we consider the total delay as the sum of the delay in $Q_{1}$ and the voltage divider. When $Q_{1}$ turns on, $V_{P, G S}(t)$ rises from $V_{G S}$ to $\left(V_{G S} R_{2}\right) /\left(R_{1}+R_{2}\right)$ and can be expressed as

$$
\begin{equation*}
V_{P, G S}(t)=\frac{V_{G S 0}}{R_{1}+R_{2}}\left(R_{2}+R_{1} e^{\frac{-t}{\tau_{G S 1}}}\right), \tag{18}
\end{equation*}
$$



Figure 4. (a) Schematic of BSD for gate switching, (b) simplified circuit for switching time analysis.
where $\tau_{G S 1}=\left(R_{1} \| R_{2}\right) C_{1}$. Rise time is defined as the time it takes for a signal to increase from 10 to $90 \%$ of its final value. Then, the time $t_{10}$ for the $10 \%$ value is obtained by solving

$$
\begin{equation*}
V_{P, G S}\left(t_{10}\right)=\frac{V_{G S 0}}{R_{1}+R_{2}}\left(R_{2}+R_{1} e^{\frac{-t_{10}}{\tau_{G S 1}}}\right)=V_{G S 0}+\frac{1}{10}\left(\frac{R_{2}}{R_{1}+R_{2}} V_{G S 0}-V_{G S 0}\right) \tag{19}
\end{equation*}
$$

The time $t_{90}$ for the $90 \%$ value is obtained in a similar manner. Then, the rise time $t_{\text {rise }}^{G}$ can be expressed as

$$
\begin{equation*}
t_{r i s e}^{G}=t_{90}-t_{10}=\tau_{G S 1} \ln \left(\frac{10}{1}\right)-\tau_{G S 1} \ln \left(\frac{10}{9}\right)=\tau_{G S 1} \ln (9) \tag{20}
\end{equation*}
$$

When $Q_{1}$ turns off, $V_{P, G S}$ falls from $\left(V_{G S} R_{2}\right) /\left(R_{1}+R_{2}\right)$ to $V_{G S 0}$, and it can be expressed as

$$
\begin{equation*}
V_{P, G S}(t)=V_{G S 0}+V_{G S 0}\left(\frac{R_{2}}{R_{1}+R_{2}}-1\right) e^{\frac{-t}{\tau_{G S 2}}} \tag{21}
\end{equation*}
$$

where $\tau_{G S 2}=R_{1} C_{1}$. In a similar manner, the fall time $t_{f a l l}^{G}$ can be expressed as

$$
\begin{equation*}
t_{f a l l}^{G}=\tau_{G S 2} \ln (9) \tag{22}
\end{equation*}
$$

Including the time delay in $Q_{1}$, the RFT of gates witching is obtained using

$$
\begin{align*}
& t_{\text {rise }, G S} \cong\left(t_{1}+t_{2}+t_{3}\right)_{Q_{1}}+t_{\text {rise }}^{G}  \tag{23}\\
& t_{\text {fall }, G S} \cong\left(t_{4}+t_{5}+t_{6}\right)_{Q_{1}}+t_{\text {fall }}^{G} \tag{24}
\end{align*}
$$

The overall amplifier chain in this work consists of three stages, where each stage delivers 4,15 , and 50 W . GaAs FETs are used for both 4 and 15 W power stages, which are biased at $V_{D S}=10 \mathrm{~V}$. For the 50 W stage, the GaN HEMT is biased at $V_{D S}=24 \mathrm{~V}$. As shown in Eqs. (23) and (24), the RFT is determined by the delays of $Q_{1}$ and the voltage divider. The $V_{G S 0}$ required by the amplifier are dependent on the power level. Considering the trade-off between the RFT and reliability, we choose $R_{1}=800$ and $400 \Omega$ for 4 and 15 W GaAs FETs, respectively. For 50 W GaN HEMT, we choose $R_{1}=100 \Omega . R_{2}=100 \Omega$. Fig. 5 shows gate switching waveforms for three power stages delivering 4,15, and 50 W . The amplifier is operated at 9.9 GHz . The results show good agreement between measured and simulated data. Table 3 shows the calculated, simulated, and measured RFT depending on $P_{\text {OUT }}$. The result shows that the fall time dominates the overall RFT. Because a larger $R_{1}$ is required for the amplifier with a higher $P_{O U T}$, the RFT decreases with $P_{O U T}$.

Figure 6(a) shows a schematic of the BSD for drain switching (DS). A simplified equivalent circuit for switching time analysis is shown in Fig. 6(b). With the bias control signal, $Q_{3}$ abruptly switches the voltage at the gate terminal of $Q_{2}$. Fast bias switching at the gate terminal of $Q_{2}$ can cause overshoot. The overshoot is reduced using a pulse shaping circuit $\left(R_{F}\right.$ and $\left.C_{F}\right)$ at the gate of $Q_{2}$. Capacitor banks at the source terminal of $Q_{2}$ provide an instant supply of high current during pulse operation; therefore,


Figure 5. Measured and simulated waveforms of gate switching for stages delivering. (a) 4 W , (b) 15 W , (c) 50 W .

Table 3. Comparison of RFT for different output power using gate switching.

| Output power | Calculation (nsec) |  | Simulation (nsec) |  | Measurement (nsec) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Risetime | Falltime | Risetime | Falltime | Risetime | Falltime |
| 4 W | 213 | 1842 | 193 | 2096 | 208 | 1972 |
| 15 W | 194 | 963 | 182 | 1029 | 189 | 984 |
| 50 W | 127 | 260 | 119 | 245 | 119 | 251 |



Figure 6. (a) Schematic of the BSD for drain switching, (b) simplified circuit for switching time analysis.
its capacity is designed to be sufficiently large to prevent pulse droop. Switching time analysis for the drain switching is similar to that of the gate switching. The rise time $t_{\text {rise }}^{D}$ can be expressed as

$$
\begin{equation*}
t_{r i s e}^{D}=t_{10}-t_{90}=\tau_{D S 1} \ln (9), \tag{25}
\end{equation*}
$$

where $\tau_{D S 1}=C_{F}\left(R_{F}+R_{3} \| R_{4}\right)$. The fall time $t_{\text {fall }}^{D}$ can be similarly expressed as

$$
\begin{equation*}
t_{f a l l}^{D}=t_{90}-t_{10}=\tau_{D S 2} \ln (9) \tag{26}
\end{equation*}
$$

where $\tau_{D S 2}=C_{F}\left(R_{F}+R_{3}\right)$. Including the time delay of $Q_{2}$ and $Q_{3}$, we obtain the RFT of drain switching using

$$
\begin{align*}
& t_{\text {rise }, D S} \cong\left(t_{1}+t_{2}+t_{3}\right)_{Q_{2}}+t_{\text {rise }}^{D}+\left(t_{1}+t_{2}+t_{3}\right)_{Q_{3}}  \tag{27}\\
& t_{\text {fall }, D S} \cong\left(t_{4}+t_{5}+t_{6}\right)_{Q_{2}}+t_{\text {fall }}^{D}+\left(t_{4}+t_{5}+t_{6}\right)_{Q_{3}} \tag{28}
\end{align*}
$$

Considering the trade-off between the RFT and reliability, we choose $R_{3}=40 \Omega$ and $R_{4}=50 \Omega$ for 4 and 15 W GaAs FETs, respectively. For 50 W GaN HEMT, we choose $R_{3}=75 \Omega$ and $R_{4}=25 \Omega$. Fig. 7 shows waveforms of drain switching for three power stages delivering 4,15 , and 50 W . The results show good agreement between measured and simulated data. The fall time dominates the overall RFT. In addition, the RFT of the drain switching is on the order of hundreds of nanoseconds, which is smaller than that of the gate switching. Table 4 shows the calculated, simulated, and measured RFT depending on $P_{\text {OUT }}$. Although GaN HEMT can switch rapidly over a few nsec, the analysis shows that the overall RFT is limited by the delay in BSD. The longer switching time is caused by the tight coupling between the pulse amplification and bias switching. To solve this problem, we propose a hybrid pulse switching method, as explained in the next section.

## 3. HYBRID PULSE SWITCHING METHOD

Figure 8(a) shows the proposed hybrid pulse switching method. In this method, we add a pulse modulation switch at the input of the SSPA. The switch is operated in synchronous with the bias


Figure 7. Measured and simulated waveforms of drain switching for stages delivering. (a) 4 W , (b) 15 W , (c) 50 W .


Figure 8. (a) Hybrid pulse switching method using synchronous bias control and pulse modulation signals. (b) Timing sequence in the hybrid pulse switching method.

Table 4. Comparison of RFT for different output power using drain switching.

| Output power | Calculation(nsec) |  | Simulation(nsec) |  | Measurement(nsec) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Risetime | Falltime | Risetime | Falltime | Risetime | Falltime |
| 4 W | 127 | 363 | 126 | 339 | 113 | 325 |
| 15 W | 127 | 363 | 126 | 339 | 113 | 325 |
| 50 W | 134 | 286 | 114 | 316 | 105 | 310 |

control signal. The RF pulse signal is amplified after the DC bias is stabilized. Thus, the overshoot and ringing in the bias control signal have negligible effects on the output pulse shape. In this way, the operation of bias modulation is effectively decoupled from pulse amplification and the RFT is determined by the input pulse modulation switch.A key advantage of this approach is that the amplifier design can be optimized for both efficiency and output pulse characteristics. Fig. 8(b) shows the timing sequence in the hybrid pulse switching method. There are two pulse signals, bias control and pulse modulation signals, which are time synchronized. Because the bias control signal carries a high current pulse, we observe overshoot and ringing during pulse switching. Therefore, we allocate guard time before and after the pulse modulation signal. In this way, the transient in the bias control signal does not affect the output pulse shape. Considering the trade-off between timing margin and efficiency, we choose 20 nsec for the guard time.

Figure 9(a) shows a system block diagram of the X-band pulse mode SSPA. The system consists of a pulse modulation switch, a driver amplifier, a main amplifier, and two pulse modulators.For the pulse modulation switch, a GaAs single-pole-double-throw (SPDT) switch is used. The switch has an insertion


Figure 9. Block diagram of (a) X-band pulse mode SSPA, (b) pulse modulators, (c) delay control circuit.
loss of 2.7 dB and an isolation level of 42 dB . To achieve the timing synchronization, we design the pulse modulators for the driver and main amplifiers, as shown in Fig. 9(b). The pulse modulator includes an EMI filter, DC/DC converters, regulators, a modulation switch driver, bias switching drivers, and delay control circuits. To prevent electromagnetic interference via high bias current switching, the EMI filter is used at the input of the DC/DC converter [23]. The output of the converter is the input to the regulators to supply the gate and drain bias voltages. Several GaN HEMTs are needed to achieve a high power at the X-band, demanding multiple BSDs.Because of component mismatches, the time delays in the BSD can vary. To remove the mismatch, we synchronize the turn-on time of multiple BSDs using a delay control circuit, as shown in Fig. 9(c) After characterizing the maximum delay time among the BSD, we tune the delay time for each driver.

Figure 10 shows a schematic of the main amplifier. To deliver an output power of 100 W , we combine two GaN HEMTs using branch line couplers. The bias circuit is carefully designed to deliver 6 A for each stage with a small loss. To achieve a broad bandwidth of 1 GHz , a radial stub is used for the bias network.The GaN HEMT provided by a vendor is internally matched to $50 \Omega$ in the frequency range of $8.5-9.6 \mathrm{GHz}$. To extend the bandwidth for the target frequency band of $9.5-10.5 \mathrm{GHz}$, we design broadband matching networks, as shown in Fig. 11. The measured input reflection coefficients are $\Gamma_{I N}=0.394 \angle 62.8^{\circ}, 0.341 \angle-31.5^{\circ}$, and $0.3 \angle-115.7^{\circ}$ at $9.5,10.0$, and 10.5 GHz , respectively, and the measured output reflection coefficients are $\Gamma_{O U T}=0.488 \angle 153.2^{\circ}, 0.585 \angle 99.7^{\circ}$, and $0.548 \angle 40.17^{\circ}$, respectively. Using the reflection coefficients, we design multistage impedance matching elements to achieve the desired frequency response. The input matching is designed in steps from $\Gamma_{I N}^{*}$ to $50 \Omega$, as shown in Fig. 11(a). A similar approach is adopted for the output matching, as shown in Fig. 11(b). The fabricated input and output matching circuits have been tuned iteratively through measurements.


Figure 10. Schematic of the main amplifier.Photo of 50 W GaN HEMT die is shown in the inset.


Figure 11. Design of broadband matching networks for (a) input matching, (b) output matching.

## 4. EXPERIMENT RESULTS

Figure 12 shows a photograph of the fabricated SSPA with a size of $130 \times 105 \times 31 \mathrm{~mm}^{3}$. The amplifier module is designed considering efficient heat sinking, isolation, and power handling capability. Fig. 13 shows the measured power sweep of the SSPA in pulse mode. The small-signal gain is 47 dB . A maximum $P_{\text {OUT }}$ is 51.3 dBm with a peak PAE of $28.2 \%$. Fig. 14 shows an RFT comparison of different pulse switching methods. The switching time between 10 to $90 \%$ pulse transitions has been measured using an oscilloscope. Using drain switching (DS), the average RFT over $9.5-10.6 \mathrm{GHz}$ is $119.3 / 339.8 \mathrm{nsec}$ for rise and fall times, respectively. Using the gate switching (GS), the average RFT is 220.1/1000.4 nsec. In comparison, the average RFT is $12.4 / 11.1$ nsec using hybrid switching. These results demonstrate that fast pulse switching is achieved using the proposed hybrid switching. The measured RFT of the modulation switch (SPDT + switch driver) is $12.5 / 10.9 \mathrm{nsec}$, which is in agreement with the average RFT of the amplifier. The result indicates that the RFT is determined by the speed of the input modulation switch, and there is little distortion or time delay added by the amplifier itself. In addition to the RFT, the pulse droop is one of the key characteristics in pulse mode SSPA.

Figure 15 shows the measured pulse droop. The result shows that both drain and hybrid switching deliver similar average $P_{O U T}$. When compared to drain switching, hybrid switching reduces the pulse


Figure 12. Photograph of the fabricated pulse mode SSPA. (a) Driver amplifier, (b) main amplifier modules.


Figure 13. Measured power sweep of the SSPA.

(a)


Figure 14. Comparison of measured RFT.

(b)

Figure 15. Measured pulse droop characteristics obtained using (a) hybrid switching, (b) drain switching.
droop from 1.93 to 0.43 dB . Fig. 16 shows the measured Pout for various PRF over the frequency. With a $10 \%$ duty cycle and 10 kHz PRF, $P_{\text {OUT }}>50 \mathrm{dBm}$ is achieved over a 900 MHz bandwidth of $9.5-$ 10.4 GHz . Figure 17 shows the measured RFT of the SSPA based on the input power $P_{I N}$. When the $P_{I N}$ changes from -5 to +5 dBm , the RFT ranging from 10.3 to 13.1 nsec does not change significantly;


Figure 16. Measured output power versus pulse repetition frequency.


Figure 17. Measured RFT as a function of input frequency for various input power. (a) Rise time, (b) fall time.
thus, the proposed method maintains a relatively constant RFT even when the $P_{I N}$ is varied. This behavior is desirable for an operation requiring variable $P_{\text {OUT }}$. This is in contrast to the previous result [13], where the RFT ranging from 20 to 120 nsec is heavily affected by the $P_{I N}$.

Table 5 shows a performance comparison with the previously reported SSPAs. With a relatively low operating frequency, the works in $[13,15,17]$ use gate switching. When compared with Reference [13], our work shows more desirable pulse characteristics; RFT is not sensitive to the $P_{I N}$ change. Reference [15] shows a performance comparison obtained using the drain and gate switching, where the two methods achieve similar $P_{O U T}$ and drain switching achieves faster RFTs; these results are consistent with our results. The work in [17] uses GaN HEMT for S-band pulse mode operation. Because of the slow transient response caused by gate switching, PRF is limited to 0.5 kHz . Among the pulse mode SSPA in the X-band, both [7] and [14] use drain switching. The work in [7] achieves a high $P_{\text {OUT }}>250 \mathrm{~W}$, however, the result is measured using a relatively low PRF of 1.1 kHz . Finally, the pulse width is fixed to $64 \mu \mathrm{sec}$ while it can be varied from 1 to $100 \mu \mathrm{sec}$ in the present work. Reference [14] shows a Pout similar to that in this study. The PAE shown is superior to ours; however, the result is measured at a single tuned frequency. The hybrid switching technique proposed in this work achieves a high PRF ( $\sim 100 \mathrm{kHz}$ ) and the smallest pulse width ( $\sim 1 \mu \mathrm{sec}$ ). In addition, both the pulse width (from 1 to $100 \mu \mathrm{sec}$ ) and the PRF (from 1 to 100 kHz ) can be varied, allowing a flexible and adaptive pulse mode operation. And the RFTis not affected significantly by the $P_{I N}$ level. Overall, the proposed hybrid switching method achieves the fastest RFT among the previous works.

Table 5. Performance comparison with previous works.

| Parameter | This work |  | [7] | [13] | [14] |  |  | [17] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency <br> (GHz) | 9.5-10.4 |  | 9.1-9.6 | 3.5 | 9.8 | 5.3-5.4 |  | 2.9-3.3 |
| Pulsing <br> Method | Hybrid | Drain | Drain | Gate | Drain | Gate | Drain | Gate |
| $\begin{gathered} \hline \text { Rise/fall } \\ \text { time (nsec) } \end{gathered}$ | 12.5/11.1 | 53.7/53.9 | N.A. | > 120 | N.A. | 538/470 | 116/103 | N.A. |
| Device | GaN HEMT + GaAs FET | $\begin{gathered} \text { GaN } \\ \text { HEMT } \\ + \text { GaAs } \\ \text { FET } \end{gathered}$ | GaN HEMT + GaAs MMIC | $\begin{aligned} & \mathrm{GaAs} \\ & \text { FET } \end{aligned}$ | $\begin{gathered} \text { GaN } \\ \text { HEMT } \end{gathered}$ | $\begin{aligned} & \mathrm{GaAs} \\ & \text { FET } \end{aligned}$ | $\begin{aligned} & \mathrm{GaAs} \\ & \text { FET } \end{aligned}$ | $\begin{gathered} \text { GaN } \\ \text { HEMT } \end{gathered}$ |
| Pout (W) | 100 | 100 | 250 | 10 | 100 | 13.5 | 13.9 | 870 |
| Gain (dB) | 47 | 47 | 38.2 | 14 | 10 | 45 | 45 | 13.8 |
| PAE (\%) | 28.2 | 28.2 | 24.5 | N.A. | 53 | 13.9 | 14.9 | 52.7 |
| Pulse width ( $\mu \mathrm{sec}$ ) | 1-100 | 10 | 64 | N.A. | 10 | 20.9 | 21.7 | 200 |
| Pulse rep. freq. (kHz) | 1-100 | 10 | 1.1 | 100-400 | 10 | 3.8 | 3.8 | 0.5 |

## 5. CONCLUSION

This paper proposes a new hybrid pulse switching technique to enhance the pulse mode operation of a high-power GaN HEMT. Using the proposed technique, we successfully fabricate an SSPA delivering over 100 W in the X-band. The fabricated SSPA shows a maximum output power of 135 W , a smallsignal gain of 47 dB , and a PAE of $28.2 \%$ at 9.9 GHz . The SSPA achieves a fast PRF of 100 kHz , a narrow pulse width of $1 \mu \mathrm{sec}$, and a pulse width of $1 \mu \mathrm{sec}$. An average RFT of $12.5 / 11.1 \mathrm{nsec}$ is achieved over $9.5-10.4 \mathrm{GHz}$, which is more than four times smaller than the value obtained with conventional pulse switching methods. Furthermore, the RFT is not sensitive to changes in the input power level. In addition to enhanced switching speed, the proposed method exhibits excellent pulse flatness. Overall, the proposed hybrid switching method is promising for the advanced pulse mode operation of high-power GaN HEMT SSPA.

## ACKNOWLEDGMENT

This work was supported by the by the Basic Science Research Program through the National Research Foundation of Korea (No. 2015R1A2A2A03004160).

## REFERENCES

1. Rawat, K. and F. Ghannouchi, "Design methodology for dual-band Doherty power amplifier with performance enhancement using dual-band offset lines," IEEE Trans. Ind. Electron., Vol. 59, No. 12, 4831-4842, Dec. 2012.
2. Tanany, A., A. Sayed, and G. Boeck, "Design of class $\mathrm{F}^{-1}$ power amplifier using GaN pHEMT for industrial applications," Proc. German Microw. Conf., Vol. 1, 1-4, Munich, Germany, 2009.
3. Cheng, N.-S., P. Jia, D. B. Rensch, and R. A. York, "A 120-W X-band spatially combined solid-state amplifier," IEEE Trans. Microw. Theory Tech., Vol. 47, No. 12, 2557-2561, Dec. 1999.
4. Wakejima, A., K. Matsunaga, T. Asano, T. Hirano, and M. Funabashi, "C-band GaAs FET power amplifiers with $70-\mathrm{W}$ output power and $50 \%$ PAE for satellite communication use," IEEE Compound Semiconductor IC Symp. Digest, 57-60, Oct. 2003.
5. Kikkawa, T., T. Maniwa, H. Hayashi, M. Kanamura, S. Yokokawa, M. Nishi, N. Adachi, M. Yokoyama, Y. Tateno, and K. Joshin, "An over 200-W output power GaN HEMT push-pull amplifier with high reliability," IEEE MTT-S Int. Microwave Symp. Dig., 1347-1350, Jun. 2003.
6. Wakejima, A., K. Matsunaga, Y. Okamoto, Y. Ando, T. Nakayama, K. Kasahara, and H. Miyamoto, " 280 W output power single-ended amplifier using single-die GaN-FET forW-CDMA cellular base stations," Electron. Lett., Vol. 41, 1004-1005, 2005.
7. Kanto, K., A. Satomi, Y. Asahi, Y. Kashiwabara, K. Matsushita, and K. Takagi, "An X-band 250 W solid-state power amplifier using GaN power HEMTs," IEEE Radio and Wireless Symp., 77-80, Jan. 2008.
8. Mishra, U. K., P. Parikh, and Y.-F. Wu, "AlGaN/GaN HEMTs-an overview of device operation and applications," Proc. IEEE, Vol. 90, No. 6, 1022-1031, Jun. 2002.
9. Kumar, V., J.-W. Lee, A. Kuliev, O. Atkas, R. Schwindt, R. Birkhahn, D. Gotthold, S. Guo, B. Albert, and I. Adesida, "High performance $0.25 \mu \mathrm{~m}$ gate-length AlGaN/GaN HEMTs on 6HSiC with power density of $6.7 \mathrm{~W} / \mathrm{mm}$ at 18 GHz ," Electron. Lett., Vol. 39, No. 22, 1609-1610, Oct. 2003.
10. Lee, J.-W., L. F. Eastman, and K. J. Webb, "Gallium nitride push-pull microwave power amplifiers," IEEE Trans. Microw. Theory Tech., Vol. 51, No. 11, 2243-2249, Nov. 2003.
11. Mishra, U. K., S. Likun, T. E. Kazior, and Y.-F. Wu, "GaN based RF power devices and amplifiers," Proc. IEEE, Vol. 96, No. 2, 287-305, Feb. 2008.
12. Krishnamurthy, K., J. Martin, B. Landberg, R. Vetury, and M. J. Poulton, "Wideband 400 W pulsed power GaN HEMT amplifiers," IEEE MTT-S Int. Microw. Symp. Dig., 303-306, Jun. 2008.
13. Fornetti, F., K. A. Morris, and M. A. Beach, "Pulsed operation and performance of commercial GaN HEMTs," European Microwave Integrated Circuits Conf., 226-229, Sept. 2009.
14. Shigematsu, H., Y. Inoue, A. Akasegawa, M. Yamada, S. Masuda, Y. Kamada, A. Yamada, M. Kanamura, T. Ohki, K. Makiyama, N. Okamoto, K. Imanishi, T. Kikkawa, K. Joshin, and N. Hara, "C-band 340-W and X-band 100-W GaN power amplifiers with over $50 \%$ PAE," IEEE MTT-S Int. Microw. Symp. Dig., 1265-1268, Jun. 2008.
15. Dhar, J., R. K. Arora, S. K. Garg, M. K. Patel, and B. V. Bakori, "Performance enhancement of pulsed solid state power amplifier using drain modulation over gate modulation," Int. Symp. Signals, Circuits and Systems, 81-84, Jul. 2009.
16. Wu, Y.-F., S. M. Wood, R. P. Smith, S. T. Sheppard, S. T. Allen, P. A. Parikh, and J. W. Milligan, "An internally-matched GaN HEMT amplifier with 550 -watt peak power at 3.5 GHz ," Int. Electron Device Meeting, 1-3, Dec. 2006.
17. Mitani, E., M. Aojima, and S. Sano, "A kW-class AlGaN/GaN HEMT pallet amplifier for S-band high power application," European Microwave Integrated Circuits Conf., 176-179, Oct. 2007.
18. Sklar, B., Digital Communications, Prentice-Hall, 2001.
19. Baliga, B. J., Power Semiconductor Devices, PWS, 1995.
20. Ren, Y., M. Xu, J. Zhou, and F. C. Lee, "Analytical loss model of power MOSFET," IEEE Trans. Power Electron., Vol. 21, No. 2, 310-318, Mar. 2006.
21. Toshiba Microwave Semiconductor, P/N: TGI8596-50.
22. Brady, R. G., C. H. Oxley, and T. J. Brazil, "An improved small-signal parameter extraction algorithm for GaN HEMT devices," IEEE Tran. Microw. Theory Tech., Vol. 56, No. 7, 1535-1544, Jul. 2008.
23. Raggl, K., T. Nussbaumer, and J. W. Kolar, "Guideline for a simplified differential-mode EMI filter design," IEEE Trans. Ind. Electron., Vol. 57, No. 3, 1031-1040, Mar. 2010.

[^0]:    Received 6 March 2017, Accepted 12 July 2017, Scheduled 7 August 2017

    * Corresponding author: Jong-Wook Lee (jwlee@khu.ac.kr).

    The authors are with the Department of Electronics Engineering, Information and Communication System-on-Chip (SoC) Research Center, Kyung Hee University, Yongin 17104, Korea.

