

Design of 900 MHz SiGe Power Amplifier with Linearization Bias Circuit

Guiheng Zhang^{1, *}, Wei Zhang¹, Jun Fu², and Yudong Wang²

Abstract—A single stage 900 MHz power amplifier (PA) with linearization bias circuit is designed with HHNEC 0.5 μm BIS500G power SiGe BiCMOS process. It is implemented by single-ended common emitter structure as a class AB power amplifier. The adopted active bias circuit is originally explained by using two virtue current sources, so that the mechanism of the improvement of linearity can be described more clearly. Then the mechanism is applied to guide the design of a power amplifier with an active bias circuit, which shows better linearity than resistor biased power amplifier by simulation. Through further design and measurement, the fabricated single stage power amplifier exhibits output power 1 dB compression point (OP1 dB) of 18.9 dBm, with power added efficiency (PAE) of 26.75% and power gain of 20.9 dB under 3.3 V voltage supply.

1. INTRODUCTION

Recently, the wireless communication system develops rapidly with the tendency of miniaturization and portability. Apart from development of advanced integrated circuit fabrication process, continuous improvement of automatic CAD tools [1–3] also makes a significant contribution to this trend. However, power amplifier is the last module of mobile terminal that has not yet been integrated completely. The reason is that most power amplifiers made by GaAs are expensive, and GaAs technology is incompatible with silicon technology. The CMOS power amplifier suffers from disadvantages such as low breakdown voltage and low output power. Even so, as a power amplifier is also indispensable in many other important applications such as radar system [4], base station [5], etc., researchers turned to SiGe power amplifier [6], since it not only is superior to CMOS power amplifier on frequency response and power gain, but also can be integrated well with CMOS technology while its speed and power performance have been comparable to GaAs technology. So the SiGe power amplifier has attracted much research interest in this field [7–9].

As development of application continuously demands for higher linearity, researchers focus on studying the bias circuit of power amplifier to improve linearity. The traditional bias circuit is simply composed of two series resistors [10]. With the increase of input radio frequency (RF) power, the average direct current (DC) will increase, and base emitter voltage will decrease due to rectification of base emitter diode of power transistor, which will cause gain compression and phase distortion. In order to solve this problem, researchers use an integrated diode linearizer bias circuit [10]. This bias circuit can compensate the variation of base emitter voltage to keep collector current of power transistor steady. But the base voltage of transistor in bias circuit is not as stable as the authors supposed. So a new bias circuit is proposed [11, 12], which adopts two series diodes to keep base voltage of the transistor constant. Some similar bias circuits with the same mechanism apply a capacitor or a reverse biased diode to couple the input RF power to bias circuit [13, 14]. However, the heat produced by large biasing current of power transistor will affect base emitter junction voltage of the transistor in bias circuit. So

Received 29 February 2016, Accepted 11 May 2016, Scheduled 31 May 2016

* Corresponding author: Guiheng Zhang (zhangguiheng@126.com).

¹ School of Electrical Information Engineering, Tianjin University, Tianjin 300072, China. ² Institute of Microelectronics, Tsinghua University, Beijing 100084, China.

researchers employ adaptive bias control circuit as bias circuit [15, 16], in which the improved current mirror helps to keep the base emitter junction voltage insensitive to temperature. Though these active bias circuits show improvement on linearity, the analysis of their mechanism is not so clearly.

In this paper, an active bias circuit [17] is adopted. In order to obtain a more comprehensive analysis, its operation principle has been explained by employing two virtue current sources with quantitative analysis. With validation of simulation results, it can be known that analysis results can be used to guide the design of an active bias circuit. Then the performance comparison of resistor biased PA and PA with adopted active bias circuit is accomplished through simulation, which shows that the adopted active bias circuit can effectively improve the linearity of PA. Then the paper shows the design and measurement of a 900 MHz single stage power amplifier fabricated by Shanghai Huahong Grace Semiconductor Manufacturing Corporation BIS500G power SiGe technology.

2. ANALYSIS OF BIAS CIRCUIT

The topology of the bias circuit [17] is shown in Fig. 2. T_4 is the power transistor, the model of which is std452_1p2_op. It has four emitter fingers, five base fingers and two collector fingers. All power transistors used in this paper adopt this model. The geometry parameters of this model are listed in Table 1, and Fig. 1(a) shows its structure. As shown in Fig. 1(b), transistors T_1 , T_2 and T_3 in the bias circuit adopt the model of std111_p6_op, which has one emitter finger, one base finger and one collector finger. And all transistors of the active bias circuits in this paper adopt this model, the parameters of this model are listed in Table 1.

For the convenience to deduce, it is assumed that power transistors and transistors in the active bias circuit have the same forward current gain h_{FE} . The property of temperature insensitivity is attributed to resistors R_2 and R_3 , which can stabilize the base emitter voltage by slowing down the change of




Figure 1. Layout of transistors. (a) Layout of model std452_1p2_op. (b) Layout of model std111_p6_op.

Table 1. Geometry parameters of adopted model of transistors used in this paper.

	Emitter Finger			Base Finger			Distance between emitter finger and base finger
	Width (μm)	Length (μm)	Finger space (μm)	Width (μm)	Length (μm)	Finger Space (μm)	Space (μm)
std452_1p2_op	1.2	5	4	0.4	7	4.8	1.8
std111_p6_op	0.6	2.4	–	0.7	4.4	–	0.85




Figure 2. Topology of the power amplifier with adopted bias circuit.

bias current over temperature variation. The decrease of linearity caused by R_3 is compensated by C_1 [18], which can also couple RF signal to the bias circuit. The ratio of resistors can be set according to Eq. (1) [16] where A_E is the emitter area of the transistor in bias circuit. C_2 and R_4 are used as anti-oscillation elements for the PA.

$$\frac{A_E(T_2)}{A_E(T_1)} = \frac{R_2}{(h_{FE} + 1)R_3} \quad (1)$$

Two virtual current sources Δi_{be1} and Δi_{be2} are added to the base of T_2 and T_4 , respectively, which indicates the increase of base current in large-signal region [19]. In Fig. 2, the base current will be changed by Δi_{be1} with the increase of input RF power which comes from the base emitter junction diode of T_2 [15]. Due to the clamping effect of T_1 and T_3 , it can be known that

$$V_{ref} = 2V_{be1} = 2V_{be3} \quad (2)$$

$$V_{be1} = V_{ref}/2 = V_T \ln \left(\frac{I_{C1}}{I_S} \right) \quad (3)$$

In Eq. (3), V_T is the thermal voltage, and I_S is the saturation current of T_1 . It is inferred from Fig. 2 that:

$$I_X = I_{R1} - I_{C1} \quad (4)$$

$$I_X - I_{b1} - I_{b2} - \Delta i_{be1} = 0 \quad (5)$$

$$I_{c1} = h_{FE} I_{b1} \quad (6)$$

$$I_{e2} = (h_{FE} + 1)(I_{b2} + \Delta i_{be2}) \quad (7)$$

$$I_{R1} = \frac{V_{BIAS} - V_{ref} - I_{b1}R_2}{R_1} \quad (8)$$

$$V_{be2} = V_{ref} + I_{b1}R_2 - I_{e2}R_3 - V_{ref2} \quad (9)$$

Since T_1 and T_2 are identical, their base currents can be assumed as

$$I_{b1} = I_{b2} \quad (10)$$

In order to analyze the relationship between V_{be2} and Δi_{be1} , by substituting Eqs. (4) and (10) into Eq. (5), then Eq. (5) can be rewritten as

$$I_{b1} = \frac{(I_{R1} - I_{C1} - \Delta i_{be1})}{2} \quad (11)$$

Then substituting Eq. (11) into Eq. (9), V_{be2} is rewritten as

$$V_{be2} = V_{ref} + \left(\frac{I_{R1} - I_{C1} - \Delta i_{be1}}{2} \right) R_2 - I_{e2}R_3 - V_{ref2} \quad (12)$$

By substituting Eq. (8) into Eq. (12), V_{be2} can be rewritten as

$$V_{be2} = V_{\text{ref}} + \left(\frac{V_{\text{BIAS}} - V_{\text{ref}} - I_{b1}R_2}{2R_1} \right) R_2 - \frac{I_{C1}R_2}{2} - I_{e2}R_3 - V_{\text{ref}2} - \frac{\Delta i_{be1}R_2}{2} \quad (13)$$

By substituting Eqs. (6) and (7) into Eq. (13), V_{be2} is obtained as

$$V_{be2} = \left(1 - \frac{R_2}{2R_1} \right) V_{\text{ref}} + \frac{R_2}{2R_1} V_{\text{BIAS}} - \frac{I_{b1}R_2^2}{2R_1} - \frac{h_{FE}I_{b1}R_2}{2} - (1+h_{FE})(I_{b1}+\Delta i_{be1})R_3 - V_{\text{ref}2} - \frac{\Delta i_{be1}R_2}{2} \quad (14)$$

By substituting Eqs. (3) and (6) into Eq. (14), V_{be2} can be rewritten as

$$V_{be2} = \left(1 - \frac{R_2}{2R_1} \right) V_{\text{ref}} + \frac{R_2}{2R_1} V_{\text{BIAS}} - \frac{I_S}{h_{FE}} \exp\left(\frac{V_{\text{ref}}}{2V_T}\right) \left[\frac{R_2^2}{2R_1} + \frac{h_{FE}R_2}{2} + (1+h_{FE})R_3 \right] - (1+h_{FE})\Delta i_{be1}R_3 - V_{\text{ref}2} - \frac{\Delta i_{be1}R_2}{2} \quad (15)$$

Since T_1 and T_2 have the same emitter area, Eq. (1) can be rewritten as

$$R_2 = (h_{FE} + 1)R_3 \quad (16)$$

By substituting Eq. (16) into Eq. (15), V_{be2} is rewritten as

$$V_{be2} = \left(1 - \frac{R_2}{2R_1} \right) V_{\text{ref}} + \frac{R_2}{2R_1} V_{\text{BIAS}} - \frac{I_S}{h_{FE}} \exp\left(\frac{V_{\text{ref}}}{2V_T}\right) \left[\frac{R_2R_3(h_{FE} + 1)}{2R_1} + \frac{h_{FE}R_2}{2} + (1+h_{FE})R_3 \right] - \Delta i_{be1}R_2 - V_{\text{ref}2} - \frac{\Delta i_{be1}R_2}{2} \quad (17)$$

The h_{FE} in the third item of Eq. (17) can be canceled, and the inverse of h_{FE} can be ignored. So Eq. (17) can be simplified and rewritten as

$$V_{be2} = \left(1 - \frac{R_2}{2R_1} \right) V_{\text{ref}} + \frac{R_2}{2R_1} V_{\text{BIAS}} - I_S \exp\left(\frac{V_{\text{ref}}}{2V_T}\right) \left[\frac{R_2R_3}{2R_1} + \frac{R_2}{2} + R_3 \right] - V_{\text{ref}2} - \frac{3\Delta i_{be1}R_2}{2} \quad (18)$$

As it is known from Eq. (18), the first three items are constant values. On the assumption that $V_{\text{ref}2}$ is a constant voltage, V_{be2} will decrease when Δi_{be1} increases with the input RF power.

However, due to the clamping and rectification effect of the base emitter diode of power transistor, $V_{\text{ref}2}$ also decreases with the increasing input signal power of T_4 [10]. On the assumption that V_{e2} is a fixed voltage, the base current will be changed by Δi_{be2} when the input RF power at base terminal of T_4 increases. The mechanism is deduced as follows:

$$\frac{V_{e2} - V_{\text{ref}2}}{R_3} = I_{b4} + \Delta i_{be2} \quad (19)$$

Then $V_{\text{ref}2}$ can be expressed as:

$$V_{\text{ref}2} = V_{e2} - I_{b4}R_3 - \Delta i_{be2}R_3 \quad (20)$$

According to Eq. (20), $V_{\text{ref}2}$ will decrease when input signal power increases, which is the very reason that linearity of power amplifier degenerates. In fact, $V_{\text{ref}2}$ and V_{e2} will change at the same time while the input RF power increases. The variation of V_{be2} can compensate the variation of $V_{\text{ref}2}$ by adopting the bias circuit in Fig. 2. Thus the linearity of the power amplifier will be improved. The detailed explanations are made as follows. Now that the emitter terminal of T_4 is connected to ground, the base voltage of T_4 will be decreased by $\Delta i_{be2}R_3$ when $V_{\text{ref}2}$ decreases. At the same time, the base terminal voltage of T_2 is fixed by the diode structure of T_1 and T_3 when V_{be2} is reduced, so the emitter terminal voltage of T_2 (V_{e2}) will increase by $\frac{3}{2}\Delta i_{be1}R_2$. Then $V_{\text{ref}2}$ can be rewritten as follows:

$$V_{\text{ref}2} = V_{e2} - I_{b4}R_3 + \frac{3}{2}\Delta i_{be1}R_2 - \Delta i_{be2}R_3 \quad (21)$$

Eq. (21) shows that the variation of $V_{\text{ref}2}$ is $\frac{3}{2}\Delta i_{be1}R_2 - \Delta i_{be2}R_3$. The variation of $V_{\text{ref}2}$ and V_{be2} can be reduced by elaborately keeping the third and fourth items in Eq. (21) partially canceled. It will enhance the stability of quiescent operation point of T_4 and slow down corresponding gain compression. So the linearity of power amplifier can be improved.

3. CIRCUIT DESIGN AND PERFORMANCE COMPARISON

Since Eq. (21) shows relationship of key design parameters of bias circuit to improve the linearity of PA, it will be used to guide PA design with the active bias circuit in Fig. 4. In order to show the advantage of this kind of bias circuit, a resistor biased power amplifier in Fig. 3 has been simulated for comparison. Power cells of both PAs are composed of one power transistor. The emitter area of power transistor is $4 * 1.2 \mu\text{m} * 5 \mu\text{m}$.




Figure 3. Resistor biased power amplifier.




Figure 4. Power amplifier with adopted bias circuit.

The quiescent currents of both power amplifiers are 14.7 mA, and these two power amplifiers have the same topology except for bias network. According to Eq. (21), Δi_{be1} and Δi_{be2} must be known first, then the variation of base voltage of the power transistor can be calculated and partially canceled. As shown in Fig. 3 and Fig. 4, when RF signal excites the input terminal, the corresponding DC base current and DC base voltage of both power amplifiers are simulated. The comparison results are shown in Fig. 5. It is inferred from Fig. 5 that as the power amplifier operates in class AB mode, the base-emitter voltage decreases, and the base current increases in the resistor biased power amplifier with increase of input RF power. Although it sounds like a contradiction, in fact it is caused by two mechanisms. Firstly, in order to obtain bigger output power, the collector current of power transistor increases when the input power increases. Due to rectification of the base emitter diode of power transistor, the collector DC current increases, so it is the base DC current. Secondly, base voltage of power transistor will decrease as depicted in (20), and it will decrease the base current. These two mechanisms work at the same time, and the phenomenon of them may overlay or offset with each other. Comparing Fig. 5(a) with Fig. 5(b), it can be known that when base emitter voltage of PA with the adopted bias circuit has less variation than resistor biased PA, the corresponding base current shows bigger variation. So it is concluded that the rectification current has bigger influence, and the decrease of base current caused by second mechanism is completely canceled out by the increased rectification current. Thus the base current increases with input RF power.

Design flow of the bias circuit is as follows: Δi_{be2} can be obtained by comparing the change of base current versus input power according to simulated results of resistor biased power amplifier. The simulated results of base voltage and base current versus input power are shown in Figs. 5(a) and (b). It is inferred from the simulation that the input power 1 dB gain compression point of resistor biased

Table 2. Comparison of simulated and calculated ΔV_{BE} .

	simulated	calculated
ΔV_{BE} of resistor biased PA	-5.174 mV	-4.378 mV
ΔV_{BE} of PA with adopted bias circuit	3.279 mV	2.896 mV
V_{BE} stability improvement	36.6%	33.9%




Figure 5. (a) Comparison of simulated DC voltage V_{BE} of power transistor versus input power. (b) Comparison of simulated DC base current I_B of power transistor versus input power.




Figure 6. Simulated P1 dB of PA with different bias circuits.

PA is approximately -10 dBm. For alleviating gain compression effectively, the current and voltage variations are obtained when input power is swept from -30 dBm to -10 dBm, and simulated data show that Δi_{be2} is $43.87 \mu\text{A}$, and ΔV_{BE} is -5.174 mV. As for the power amplifier with adopted bias circuit, Δi_{be2} is generally $h_{FE} + 1$ times of Δi_{be1} . The simulated results show that the value of h_{FE} is 110. In general, the initial value of the resistor in a bias circuit can be set by simulation. Besides the absolute values of R_2 and R_3 , the ratio of R_2 and R_3 can be fine-tuned to get better linearity. Through further simulation, R_3 is set as 100Ω and R_2 set as $13.1 \text{ K}\Omega$. So by substituting all these values into Eqs. (21), the calculated result shows that the voltage vibration amplitude of the PA with adopted bias circuit is effectively reduced, and obvious improvement on the stability of DC base voltage can be obtained. The calculated results have been validated by simulation. The comparison of simulated and calculated results is listed in Table 2. Though the calculated voltage vibration amplitude is reduced from 4.378 mV to 2.896 mV when the adopted bias circuit is applied, the stability of V_{BE} is improved by 33.9%, which basically coincides with simulated result. Because there are some approximations and omissions in calculation, the deviation between simulation and calculation is inevitable. On the whole, this method of calculation offers an effective guidance for active bias circuit design. At last, the comparison of simulated P1 dB of the above two kinds of PA is shown in Fig. 6. It can be known that the PA with adopted bias circuit shows better linearity.

4. DESIGN AND MEASUREMENT OF PA

Based on previous analysis, a single stage high linearity power amplifier with common emitter structure has been designed and fabricated for 900 MHz band by Huahong Grace Semiconductor Manufacturing Corporation BIS500G power SiGe technology. As shown in Fig. 2, the power amplifier designed on-wafer mainly contains power cell and bias circuit which is designed with the method mentioned above. The power cell of PA is composed of ten power transistors, and the total emitter area is $240 \mu\text{m}^2$. The PA operates in class AB mode with 3.3 V supply voltage and 80 mA collector biasing current.

With the design method depicted above, a resistor biased power amplifier with the same DC operating point and matching network is simulated. As shown in Fig. 7, the topology is the same as that described in Fig. 2 except for bias circuit. Meanwhile, the comparison of simulated 1 dB gain compression point is shown in Fig. 8. As different bias networks are employed, input impedance and output power of the two PAs are slightly different. However, the adopted bias circuit still shows better performance on improvement of linearity than resistor as shown in Fig. 8.

The on-wafer measurement of the power amplifier is accomplished by the Cascade Microtech device probes and Agilent N5247A vector network analyzer. Calibrations to the probe tips are performed using short-open-load-through (SOLT) method which is available in the Network Analyzer software. When the DC probe touches the corresponding pad tightly, it can offer DC supply voltage to the bias circuit. The input GSG probe offers the input RF signal, and the output GSG probe not only offers supply voltage, but also transmits the output RF signal. A die photograph of the taped out power amplifier is shown in Fig. 9, and the chip area is $1100 * 491 \mu\text{m}^2$, including pads and searing.

As the layout is designed for on-wafer test with GSG pads, the chip cannot be bonded to the




Figure 7. Topology of resistor biased single stage power amplifier.




Figure 8. Comparison of simulated P1 dB of PA with different bias circuits.






Figure 9. Die photograph of the PA.

Table 3. Comparison of measured performance of PA at different frequencies.

	IP1 dB (dBm)	OP1 dB (dBm)	Gt (dB)	PAE (@P1 dB)
850 MHz	-2	17.657	20.658	20.36%
900 MHz	-1	18.885	20.89	26.75%
950 MHz	-1	17.781	19.90	20.864%

Table 4. Comparison of performance.

Ref.	Tech.	Freq. (GHz)	OP-1 (dBm)	Gain (dB)	PAE(%) (OP-1)	Supply (V)
[12]	InGaP/GaAs HBT	5	19.7	22	22.5	3.3
[20]	0.35 μm SiGe BiCMOS	0.7	17	22	36	4.2
[21]	0.18 μm SiGe BiCMOS	2.4	18.5	-	19	3.3
[22]	0.18 μm SiGe BiCMOS	2.4	20	12	-	3.3
This work	0.5 μm SiGe BiCMOS	0.9	18.9	20.9	26.75	3.3

**Figure 10.** Measured P1 dB, Gain and PAE of the single stage PA.**Figure 11.** Comparison of measured performance of taped out PA at different frequencies.

printed circuit board for matching and measurement. So the matching networks are completed by the Maury Load-Pull system which is connected to GSG probes. In order to get better performance, both source and load terminals of the Load-Pull system are matched for optimized linearity. The measured performance is shown in Fig. 10, in which the output power 1 dB gain compression point is 18.9 dBm with 26.75% PAE at this point, and power gain of the PA is 20.9 dB. These results are basically consistent with the simulated data in Fig. 8, which shows that the simulated results in this paper are credible. The saturated output power is 21.51 dBm, and the corresponding PAE is 49.617%. In addition to 900 MHz, the performances of 850 MHz and 950 MHz are also measured and shown in Fig. 11 and Table 3, which shows that the performance of PA keeps steady in 100 MHz bandwidth with fixed source and load impedance. At last, Table 4 lists the comparison of published works and this paper [12, 20–22]. As shown in Table 4, the performance of the fabricated SiGe PA is comparable to the GaAs PA, and its linearity is better than other SiGe PAs in the table. This kind of PA can have a broad application prospect in wireless communication systems, such as RFID reader and GSM.

5. CONCLUSION

In this paper, the operation principle of an active bias circuit is analyzed more clearly with two virtual current sources. With the help of simulation, it can be applied to design high linearity power amplifier. Compared with resistor biased PA, the PA with adopted active bias circuit shows better linearity. At last, with the design method of the active bias circuit described in this paper, a single stage class AB PA operating at frequency of 900 MHz is designed and fabricated. Its measured 1 dB gain compression point is 18.9 dBm, and PAE at P1 dB is 26.75%. At the same time, the measured performance can keep steady in 100 MHz bandwidth.

REFERENCES

1. Steer, M. B., J. W. Bandler, and C. M. Snowden, "Computer-aided design of RF and microwave circuits and systems," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 50, No. 3, 996–1005, March 2002.
2. Azaro, R., A. Massa, M. Donelli, et al., "Unsupervised synthesis of microwave components by means of an evolutionary-based tool exploiting distributed computing resources," *Electromagnetic Waves*, Vol. 56, 93–108, 2006, DOI: 10.2528/PIER05010901.
3. Rukanuzzaman, M. D., M. Donelli, and C. Saavedra, "A methodology for the design of microwave systems and circuits using an evolutionary algorithm," *Progress In Electromagnetics Research M*, Vol. 31, 129–141, 2013.
4. Doneli, M., C. Saavedra, and M. Rukanuzzaman, "Design and optimization of a broadband x-band bidirectional amplifier," *IEEE Microwave and Wireless Components Letters*, Vol. 55, No. 7, 1730–1735, 2013.
5. Kwak, M., D. F. Kimball, C. D. Presti, et al., "Design of a wideband high-voltage high-efficiency BiCMOS envelop amplifier for micro-base-station RF power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 60, No. 6, 1850–1861, 2012.
6. Rieh, J.-S., B. Jagannathan, D. R. Greenberg, et al., "SiGe heterojunction bipolar transistor and circuits towards terahertz communication applications," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 52, No. 10, 2390–2408, 2004.
7. Kerherve, E., N. Demirel, et al., "A broad and 4.5–15.5-GHz SiGe power amplifier with 25.5-dBm peak saturated output power and 28.7% maximum PAE," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 63, No. 5, 1621–1632, 2015.
8. Li, Y., J. Lopez, et al., "Circuits and system design of RF polar transmitters using envelope-tracking and SiGe power amplifiers for mobile WiMAX," *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol. 58, No. 5, 893–901, 2011.
9. Jung, J., G. Lee, et al., "A SiGe HBT power amplifier with integrated mode control switches for LTE applications," *2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)*, 138–140, 2013.
10. Yoshimasu, T., M. Akagi, et al., "An HBT MMIC power amplifier with an integrated diode linearizer for low-voltage portable phone applications," *IEEE J. Solid State Circuits*, Vol. 33, No. 9, 1290–1296, 1998.
11. Noh, Y. S. and C. S. Park, "PCS/W-CDMA dual band MMIC power amplifier with a newly proposed linearizing bias circuit," *IEEE J. Solid-State Circuits*, Vol. 37, No. 9, 1096–1099, 2002.
12. Fujita, K., K. Shirakawa, et al., "A 5 GHz high efficiency and low distortion InGaP/GaAs HBT power amplifier MMIC," *IEEE MTT-S Microwave Symp. Dig.*, 871–874, 2003.
13. Kim, J. H., J. H. Kim, et al., "High linear HBT MMIC power amplifier with partial RF coupling to bias circuit for W-CDMA portable application," *Proceeding of 3rd International Conference on Microwave and Millimeter Wave Technology*, 809–812, 2002.
14. Kim, J. H., J. H. Kim, et al., "Linearised HBT MMIC power amplifier with partially RF coupled active bias circuit for W-CDMA portable terminals applications," *Electronics Letters*, Vol. 39, No. 10, 781–783, 2003.

15. Kim, J. H., J. H. Kim, et al., "A low quiescent current 3.3 V operation linear MMIC power amplifier for 5 GHz WLAN applications," *IEEE MTT-S Microwave Symp. Dig.*, 867–870, 2003.
16. Hua, W.-C., H.-H. Lai, et al., "High-linearity and temperature-insensitive 2.4 GHz SiGe power amplifier with dynamic-bias control" *IEEE Radio Frequency Integrated Circuit Symposium*, 609–612, 2005.
17. Zhang, S., J. Su, L. Chen, et al., "A fully integrated, highly linear SiGe BiCMOS class-AB power amplifier targeting 2.4 GHz applications," *Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)*, 275–278, 2010.
18. Huang, C.-C. and W.-C. Lin, "A compact high-efficiency CMOS power amplifier with built-in linearizer," *IEEE Microwave and Wireless Components Letters*, Vol. 19, No. 9, 587–589, 2009.
19. Eiji, T., T. Ikushima, K. Itoh, et al., "A dual bias-feed circuit design for SiGe HBT low-noise linear amplifier," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 51, No. 2, 414–421, 2003.
20. Li, Y., J. Lopez, D. Y. C. Lie, et al., "A broadband SiGe power amplifier in an efficient polar transmitter using envelope-tracking for mobile WiMAX," *2011 IEEE 11th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, 137–140, 2011.
21. Liao, H.-H., H. Jiang, P. Shanjan, et al., "A fully integrated 2×2 power amplifier for dual band MIMO 802.11n WLAN application using SiGe HBT technology," *IEEE Journal of Solid-State Circuits*, Vol. 44, No. 5, 1361–1371, 2009.
22. Wang, F., D. F. Kimball, D. Y. Lie, et al., "A monolithic high-efficiency 2.4-GHz 20-dBm SiGe BiCMOS envelope-tracking OFDM power amplifier," *IEEE Journal of Solid-State Circuits*, Vol. 42, No. 6, 1271–1279, 2007.