# A 900-MHz 30-dBm BULK CMOS TRANSMIT/RECEIVE SWITCH USING STACKING ARCHITECTURE, HIGH SUBSTRATE ISOLATION AND RF FLOATED BODY 

Y.-H. Lin

Ming Chuan University
5 De Ming Rd., Gui Shan District, Taoyuan County 333
Taiwan, R.O.C.

## C.-H. Chu

Institute of Electronics Engineering
National Tsing Hua University
101, Sec. 2, Kuang-Fu Rd., Hsinchu 300, Taiwan, R.O.C.

## D.-C. Chang

National Chip Implementation Center
7F, No. 26, Prosperity Rd. 1, Science Park, Hsinchu City 300 Taiwan, R.O.C.

## J. Gong

Institute of Electronics Engineering
National Tsing Hua University
101, Sec. 2, Kuang-Fu Rd., Hsinchu 300, Taiwan, R.O.C.

## Y.-Z. Juang

National Chip Implementation Center 7F, No. 26, Prosperity Rd. 1, Science Park, Hsinchu City 300 Taiwan, R.O.C.

Abstract-This paper presents comprehensive methods for the design of a $900-\mathrm{MHz}$ CMOS transmit/receive (T/R) switch with high powerhandling capability. Techniques such as RF floated body to extend the bandwidth and decrease the insertion loss, and stacking architecture with high substrate isolation to enhance the power-handling capability
are used for the design of a $T / R$ switch on a standard $0.18 \mu \mathrm{~m}$ triplewell CMOS process. The measured performance of the $\mathrm{T} / \mathrm{R}$ switch demonstrates the effectiveness of the methods presented in this paper such that insertion loss less than 1.0 dB , isolation up to 35.2 dB , and input $1-\mathrm{dB}$ compression point of $30-\mathrm{dBm}$ can be achieved at $900-\mathrm{MHz}$.

## 1. INTRODUCTION

Gallium-Arsenide (GaAs) has been dominating high-performance RF front-end module and RF IC markets due to its excellent characteristics of semi-insulating substrate with both high breakdown voltage and high electron mobility [1-7]. In recent years, CMOS technology is extending its applications to the fields originally served by GaAs because of the speed improvements of the CMOS transistors. In spite of lossy silicon substrate, low-cost and fully integrated CMOS RF transceivers are in great demand with the explosive growth of wireless applications. RF IC designers have aggressively realized various RF blocks like LNA, mixers, and VCO by using CMOS technology and integrated them on the same silicon substrate. Following the previous success of the integrated CMOS RF transceivers, various CMOS $T / R$ switches have been developed at different frequencies to further increase the level of the integration of RF CMOS front-ends [8-17]. Huang and Kenneth presented the design of a transmit/receive (T/R) switch with low insertion loss (IL) and improved 1-dB compression point ( P 1 dB ) at $0.9-$ and $2.4-\mathrm{GHz}$ by using off-chip impedance transformation network, sufficient substrate contacts, and optimized device sizes $[8,9]$. The effects of high and low substrate resistance on the design of a $5.8-\mathrm{GHz}$ CMOS $\mathrm{T} / \mathrm{R}$ switch were discussed [10]. It has been demonstrated that the linearity of the CMOS T/R switch can be further improved by using stacking architecture and depletion-layer-extended transistors (DETs) [11]. By utilizing LC-tuned circuit to bias the substrate in the transmit (TX) path and matching network in the receive (RX) path, Talwalker et al. proposed novel designs of two CMOS switches $[12,13]$ operating at 2.4 - and $5.2-\mathrm{GHz}$, of which the input $1-\mathrm{dB}$ compression point (IP1 dB) of $28.5-\mathrm{dBm}$ and insertion loss of 1.5 dB have been achieved. Due to the tuned LC circuits, the operation of these two switches is limited in a narrow frequency range. The body-floating technique is presented to improve the power performance of the CMOS T/R switch where the reported IP1 dB is $20-$ dBm with IL of 1.1 dB at $5.8-\mathrm{GHz}$ [14]. Besides, A $0.35-\mu \mathrm{m}$ CMOS T/R switch using enhanced compact waffle MOSFETs and a 3-V supply voltage gives an insertion loss of $1.7-\mathrm{dB}$, high isolation of more than
$40-\mathrm{dB}$, and $7-\mathrm{dBm}$ IP1 dB at $900-\mathrm{MHz}[15] . \mathrm{T} / \mathrm{R}$ Switch for mobile phone applications must have a high linearity to ensure that the high power signals at the output of the PA are reliably transmitted to the antenna with minimum loss. Recently, a $900-\mathrm{MHz}$ CMOS T/R switch with IP1 dB of $31.3-\mathrm{dBm}$ and IL of 1 dB has been demonstrated by using the control voltage from 2 to 6 V [16]. This work suggests that integration of a bulk CMOS $\mathrm{T} / \mathrm{R}$ switch for cellular applications is a realizable goal.

This paper presents effective methods composed of RF floated body and stacking architecture with high substrate isolation from careful layout consideration to expand the working bandwidth, decrease the IL and increase the IP1 dB of CMOS T/R switches. In Section 2, which is the starting point toward the aim of this paper, the method using RF floated body to design a NMOS switch with low insertion loss is developed. In Section 3, the effects of the substrate coupling which can devastate the linearity of a conventional nonstacking shunt-series $T / R$ switch are discussed. Then a method to guarantee sufficient substrate isolation is proposed and verified. In Section 4, an approach to design a stacking $T / R$ switch which combines RF floated body, high substrate isolation, and stacked transistor to improve the linearity of the $T / R$ switch is presented. The measurement results of the insertion loss and the IP1dB of the RF T/R switch designed in this paper is demonstrated in Section 5. By applying the presented methods, a $900-\mathrm{MHz}$ CMOS $\mathrm{T} / \mathrm{R}$ switch fabricated on a standard $0.18-\mu \mathrm{m}$ triple-well CMOS process shows satisfying performance that a IP1 dB of $30-\mathrm{dBm}$ in the TX path, and insertion loss of 1 dB and 0.94 dB in the TX and RX paths, respectively, are achieved.


Figure 1. The single-transistor switch in a $50-\Omega$ system.

## 2. DESIGN OF SINGLE-TRANSISTOR SWITCH

The standard $0.18-\mu \mathrm{m}$ CMOS process used to fabricate the switch offers a deep N -well layer which separates the body of NMOS from the common substrate. Therefore, the body of the NOMS over the deep N -well becomes RF floated when it is connected to the ground through a large resistance. The impact of the body-to-ground resistance on the insertion loss of the single-transistor CMOS switch is analyzed at 900MHz and the associated configuration is shown in Fig. 1. The voltage $V_{\text {bias }}$ equal to 1.5 V provides the bias to both of the drain and source of the transistor through resistors of $10-\mathrm{k} \Omega$ which play the role of RF choke. The voltage $V_{c}$ controls the on $(3 \mathrm{~V})$ and the off $(0 \mathrm{~V})$ of the switch through a resistor of $10-\mathrm{k} \Omega$ connected to the gate to make the gate RF floated. The body is biased through a large resistance $R_{Z}$ to become a RF floated body. Fig. 2 shows the curves of insertion loss versus $R_{Z}$ for $0.9-1.9-$ and $2.4-\mathrm{GHz}$ when the switch is in the on state. The IL is approaching a minimum constant and becomes frequency independent when $R_{Z}$ is larger than $10-\mathrm{k} \Omega$, which makes the insertion loss of the NMOS transistor mainly determined by the on-resistance of the transistor. It is also evident from modified Fig. 2 that the IL is gradually becoming frequency dependent when $R_{Z}$ is smaller than $10-\mathrm{k} \Omega$. Under the condition $R_{z}<10-\mathrm{k} \Omega$, except for the RF power consumed by the on-resistance of the NMOS, the RF energy leaking to the substrate through $R_{z}$ severely impacts the insertion loss.

In addition, when the body of the single-transistor switch is connected to the ground via a large resistance, the transient voltage of the P-well bulk is boot-strapped to the signal voltage on the source and drain. This prevents the source-bulk and drain-bulk diodes from


Figure 2. Simulated insertion loss versus $R_{Z}$ at 0.9-, 1.9-, and $2.4-\mathrm{GHz}$ for the single-transistor switch.


Figure 3. Effects of the transistor finger number on the insertion loss of the single-transistor switch.

(a)

(b)

Figure 4. Small-signal models of NMOS transistor with RF floated gate and body under: (a) On state and (b) off state.
being turned on by large-swing signals. Therefore, the RF floated body is capable of avoiding signal self-clipping and improving the linearity of the single-transistor switch.

To optimally determine the size of the single-transistor switch, Fig. 3 shows the simulated input-to-output insertion loss as a function of the finger number of M1 when the body is RF floated by a resistor of $10 \mathrm{k} \Omega$. Every single finger width used in the simulation is 8 $\mu \mathrm{m}$. It is shown in Fig. 3 that when the finger number is increased, the insertion loss gradually decreases due to channel's on-resistance becoming smaller. As the transistor operates in the linear region, the on-resistance can be roughly given by a well-known equation as follows:

$$
\begin{equation*}
R_{o n}=\frac{1}{\mu_{n} C_{o x} \frac{W}{L}\left(V_{G S}-V_{T H}\right)}, \tag{1}
\end{equation*}
$$

In other words, the on-resistance is inversely proportional to the total width of the transistor. On the other hand, when the finger number is increased, the input-to-output isolation decreases due to the existence of larger parasitic capacitances between the terminals of the transistor. Over high frequencies, these capacitances can further degrade the input-to-output isolation. Consequently, it is necessary to pay close attention to the layout of the NMOS transistor to minimize parasitic capacitances. In this paper, finger number equal to 64 is selected since it can lead to a lower insertion loss as shown in Fig. 3 and sufficient isolation.

For a transistor with a total channel width of $512-\mu \mathrm{m}$, of which the gate and source (drain) are respectively biased at 3 V and 1.5 V , the simulation-derived on-resistance $R_{o n}$ is about $4 \Omega$. Simplified smallsignal equivalent models of the on- and off-states of the single-transistor switch with RF floated body and RF floated gate are shown in Fig. 4. $R_{d s}$ represents the resistive loss in the P -well between source and drain. $C_{g s}$ and $C_{g d}$ represent the gate-to-source and gate-to-drain overlapping capacitances. $C_{d b}$ and $C_{s b}$ are the drain-to-body and source-to-body junction capacitances, respectively. $C_{d s}$ is primarily
due to the capacitance between source and drain diffusion areas. The IL measures the small signal power loss of the NMOS when it is turned on. The value of IL could be expressed as

$$
\begin{align*}
I L= & \frac{1}{\left|S_{21}\right|^{2}}=\left(\frac{2 Z_{0}+Z_{o n}}{2 Z_{0}}\right)^{2}  \tag{2}\\
& \quad\left[R_{o n}\left(1-\omega^{2} C_{G} C_{B} R_{o n} R_{d s}\right)\right. \\
& \left.\quad+\omega^{2} C_{B} R_{d s} R_{o n}\left(C_{G} R_{o n}+C_{B} R_{d s}+C_{B} R_{o n}\right)\right] \\
& \quad+j \omega R_{o n}\left[C_{B} R_{d s}\left(1-\omega^{2} C_{G} C_{B} R_{o n} R_{d s}\right)\right. \\
Z_{o n}= & \frac{\left.-\left(C_{G} R_{o n}+C_{B} R_{d s}+C_{B} R_{o n}\right)\right]}{\left(1-\omega^{2} C_{G} C_{B} R_{o n} R_{d s}\right)^{2}+\omega^{2}\left(C_{G} R_{o n}+C_{B} R_{d s}+C_{B} R_{o n}\right)^{2}}, \\
C_{G}= & \frac{C_{g s} \times C_{g d}}{C_{g s}+C_{g d}}, C_{B}=\frac{C_{s b} \times C_{d b}}{C_{s b}+C_{d b}}, C_{T}=C_{G}+C_{d s}+C_{B} \tag{3}
\end{align*}
$$

where the complex impedance $Z_{o n}$ represents the total on-state impedance in Fig. 4(a). In addition, the isolation is written as

$$
\begin{align*}
& \text { Isolation }=\frac{1}{\left|S_{21}\right|^{2}}=\left(\frac{2 Z_{0}+Z_{\text {off }}}{2 Z_{0}}\right)^{2} \\
& Z_{o f f}=\frac{\omega^{2} C_{B} R_{d s}\left(C_{T}-C_{G}-C_{d s}\right)-j \omega\left[C_{T}+\omega^{2} C_{B}^{2} R_{d s}^{2}\left(C_{G}+C_{d s}\right)\right]}{\omega^{4} C_{B}^{2} R_{d s}^{2}\left(C_{G}+C_{d s}\right)^{2}+\omega^{2} C_{T}^{2}} \tag{4}
\end{align*}
$$

where $Z_{\text {off }}$ represents the total off-state impedance in Fig. 4(b).
Generally speaking, the value of $C_{d s}$ is larger than any other capacitances and therefore it dominates the drain-source coupling effect in the off state. The input-to-output isolation can be improved by lowering $C_{d s}$ with the careful layout of the NMOS transistor.

## 3. DESIGN OF NON-STACKING SWITCH CIRCUIT

In this section, we present the design methods of the $T / R$ switch circuits with conventional series-shunt, non-stacking architecture as shown in Fig. 5(a). The cross section of NMOS transistor is shown in Fig. 5(b). The series transistors, M2 and M3, provide switching functions for transmit and receive paths. The shunt transistors, M1 and M4, are utilized to effectively improve the TX-to-RX isolation. The resistors of $10-\mathrm{k} \Omega$ are connected to the gates and bodies of M1 $\sim$ M4. The resistors make the bodies and gates of M1 ~ M4 RF floated to decrease IL as described in Section 2. The shunt transistors, M1 and M4, improve the TX-to-RX isolation because of the carefully selected sizes of the transistors. The switching control voltages at the gates of M1 ~ M4 are 3 V (on) and 0 V (off). The drain and source nodes


Figure 5. (a) The circuit schematic of the non-stacking $T / R$ switch circuit including simplified junction capacitances and the substrate network. (b) The cross section of NMOS transistor.
of M1 $\sim \mathrm{M} 4$ are biased at 1.5 V . These voltages are selected to lead to smaller $C_{s b}$ and $C_{d b}$ of the NMOS transistors and therefore they can improve the insertion loss and the TX-to-RX isolation of the T/R switch. The width of M2 and M3 ( $W_{\mathrm{M} 2}$ and $W_{\mathrm{M} 3}$ ) are chosen to be $512-\mu \mathrm{m}$ as analyzed previously to optimally obtain low insertion loss and adequate isolation for the conventional series-shunt $T / R$ switch. According to the simulation results, the width of M1 and M4 are chosen to be $96-\mu \mathrm{m}$ which can improve the isolation of the switch circuit by more than 10 dB with negligible impact on the insertion loss of the switch.

By assuming that the transistors in Fig. 5 are independent without considering the interconnects of the bodies through the substrate, Fig. 6 shows simulated transient voltage waveforms at the body


Figure 6. Voltage waveforms at the body terminals $C$ and $D$ of the non-stacking $T / R$ switch circuit when TX input power is $20-\mathrm{dBm}$.


Figure 7. Measured and simulated substrate isolation of the $200-\mu \mathrm{m}$ physical spacing versus frequency.
terminals $C$ and $D$ of M1 and M2 when TX input power is $20-\mathrm{dBm}$ and RX path is turned off. Under the ideal assumption that M1 and M2 are independent, the voltage swing of $V_{C}$ is about half that of $V_{D}$. However, considering the real condition for the transistors M1 and M2 sharing the same silicon substrate, $V_{D}$ can be quite close to $V_{C}$ if the substrate coupling between the transistors is severe. This condition will degrade the linearity of the $T / R$ switch. Low impedance between the bodies of the transistors in the substrate can create unwanted electrical paths, called substrate network, and cause severe coupling between the transistors. In general, the substrate network can be represented by a complex combination of parasitic resistances and capacitances. For simplifying the following analysis, equivalent impedance $Z_{\text {sub }}$ instead of the distributed R - C network is used to denote the impedance between the bodies of the transistors as shown in Fig. 5. In this paper, to ensure that the substrate coupling is dwindled without degrading the linearity of the $T / R$ switch, a $200-\mu \mathrm{m}$ physical spacing is reserved between the NMOS transistors of the $T / R$ switch circuit. The measured substrate isolation of the $200-\mu \mathrm{m}$ spacing in series with two deep N -well in the substrate reveals that substrate coupling between the transistor is less than -49 dB from DC to $10-\mathrm{GHz}$ as shown in Fig. 7. The equivalent circuit of the $Z_{\text {sub }}$ extracted from the measured scattering parameters is also shown in Fig. 7 which is given by

$$
\begin{align*}
& \text { Substrate_Isolation }=\frac{2 Z_{0}}{Z_{s u b}+2 Z_{0}}, Z_{0}=50 \Omega  \tag{5}\\
& Z_{s u b}=\frac{2 Z_{0}(1-\text { Substrate_Isolation })}{\text { Substrate_Isolation }}=R_{s u b}+\frac{2}{j \omega C_{D N W}} \tag{6}
\end{align*}
$$

The extracted real part $R_{\text {sub }}$ is $29.5-\mathrm{k} \Omega$ and the extracted capacitance $C_{D N W}$ is 7.69 fF . The equivalent circuit is added to the schematic of the T/R switch in Fig. 5 and the simulation results shows that the IP1dB of the switch is identical to the one based on the ideal condition. That is to say, high substrate isolation between the transistors can be guaranteed by using the proposed $200-\mu \mathrm{m}$ spacing. With the existence of high substrate isolation, RF floated bodies of the transistors are effective to sustain large voltage swing and the $T / R$ switch can have a good performance in terms of linearity and powerhandling capability.

## 4. DESIGN OF STACKING SWITCH CIRCUIT

In order to improve the power-handling capability of the $T / R$ switch, a $T / R$ switch circuit with stacking architecture is implemented as shown in Fig. 8. The transmit path of the switch is constructed with a single transistor M7 (width $=512-\mu \mathrm{m}$ ) as the design presented in Section 3. To support the TX port operating under higher power, six series


Figure 8. The circuit schematic of stacking CMOS $T / R$ switch including simplified junction capacitances and the substrate network.
transistors M8-M13 (width $=3072-\mu \mathrm{m}$ ) are placed in the receive path. The width of $3072-\mu \mathrm{m}$ is selected to keep the insertion loss resulted by M8-M13 of the RX path close to that of a single transistor with width of $512-\mu \mathrm{m}$ as shown in Section 3. In the shunt path, six transistors M1M6 (width $=3072-\mu \mathrm{m}$ ) are placed at the TX node to support a higher input power and one transistor M14 (width $=96-\mu \mathrm{m}$ ) is placed at the RX node to maintain a high TX-to-RX isolation. The bias condition of the stacking $T / R$ switch is the same as that of the non-stacking $T / R$ switch presented in the previous Section. The gates, sources, and drains of all NMOS transistors are biased through on-chip nonsilicide polysilicon resistors of $10-\mathrm{k} \Omega$. However, the bodies of all NMOS transistors are RF floated through on-PCB surface-mounted devices (SMD) to reserve the flexibility of changing the SMD for potentially inadequate RF floated level of the bodies. The on-off switching control voltages at the gates of the transistors are 3 V and 0 V . The sources and drains of NMOS transistors are all biased at 1.5 V to maintain a low on-state insertion loss and a high off-state isolation of the stacking $\mathrm{T} / \mathrm{R}$ switch.

Theoretically, compared to the non-stacking $T / R$ switch, the stacking $T / R$ switch is capable of supporting sextuple $A C$ voltage swing at the TX node. By referring to Fig. 8, when the signal is transmitted from the TX node to the ANT node, M7 is turned on and the stacked shunt transistors M1-M6 and the series-connected transistors M8-M13 are in the off state. Given that all transistors keep high substrate isolation from each other, the voltage across the path composed of the off-state M1-M6 and M8-M13 will be divided evenly by drain-to-gate and gate-to-source capacitances due to the


Figure 9. (a) Simulated voltage swings along the TX shunt arm. (b) Drain-to-Gate voltages for M1 ~ M6 when TX input power is $34-\mathrm{dBm}$.
symmetrical structure of M1-M6 and M8-M13. The even distribution of the signal voltage swing among M1-M6 and M8-M13 prevents the transistors from over-driven condition and is the principle with which the stacking $T / R$ switch can ideally sextuple the voltage swing at the TX node without clipping the signal itself as shown in Figs. 9(a) and 9 (b). However, the voltage-handling capability of the stacking $\mathrm{T} / \mathrm{R}$ switch can degenerate to behave as a conventional non-stacking $\mathrm{T} / \mathrm{R}$ switch when strong coupling between the transistors exists in the substrate. The strong substrate coupling can devastate the even distribution of the voltage among the off-state transistors and decrease the linearity of the stacking $T / R$ switch.

The impact of the stacking number on the TX/RX insertion loss and TX IP1 dB is analyzed with EDA tools and the results are shown in Figs. 10(a) and 10(b). With Fig. 10(a) we can see that the simulated TX/RX insertion loss and TX IP1 dB will increase as the number of the stacking transistors is increased. However, in Fig. 10(b), we can observe that the IP1 dB of the $T / R$ switch is approaching saturation as the stacking number increases. The mechanism to limit the IP1 dB of the stacking $T / R$ switch in the TX path can be explained as follows. When the TX input power approaches the input referred $1-\mathrm{dB}$ compression point, M6 and M8 suffer higher gate-to-body AC voltage than M1 and M13. This phenomenon results in that M6 and M8 are unintentionally turned on in a portion of the cycle when the input power at TX node is large enough and limits the power-handling capability of the stacking $T / R$ switch.


Figure 10. (a) Insertion loss vs. TX input power at $900-\mathrm{MHz}$. (b) The impact of stacking number on the TX/RX insertion loss and TX IP1 dB.


Figure 11. Die photograph of the stacking CMOS $T / R$ switch with $200-\mu \mathrm{m}$ spacing between transistors. The chip size is $1500-\mu \mathrm{m} \times 1500-$ $\mu \mathrm{m}$.

## 5. MEASUREMENT RESULTS

The stacking CMOS $T / R$ switch circuit is implemented with a standard $0.18-\mu \mathrm{m}$ CMOS process which provides one poly layer and six metal layers. The die photograph of the stacking $T / R$ switch circuit is shown in Fig. 11 which shows that a $200-\mu \mathrm{m}$ spacing is kept between neighboring transistors of the stacking $T / R$ switch circuit to get sufficient substrate isolation between each transistor. In order to be immunized against any package parasitics, the circuit has been wire bonded directly on the test printed-circuit board. On the board all the RFI/Os of the switch are connected to the SMA connectors through 50-Ohm microstrip line without using any impedance matching network. Besides, DC blocking capacitors are inserted between the DUT and SMA connectors. These setups ensure that the measurements will be as close as possible to the natural response of the $T / R$ switch. The pads connecting the bodies of the transistors within the die are connected to the on-board $R_{Z}$ through bonding wires to let the $\mathrm{T} / \mathrm{R}$ switch get RF floated bodies. Fig. 12 shows the picture of the finished printed-circuit board.

As mentioned in the previous sections, all of the sources and drains of the NMOS transistors are biased at 1.5 V . In addition, the switches are turned on and off by two control voltages of 3 V and 0 V . The de-embedded performance of the RX path of the stacking CMOS T/R switch is shown in Fig. 13 which indicates that at 900MHz the measured insertion loss is around 1 dB in the receive path. The isolation between TX and RX paths is better than 28 dB at 900-


Figure 12. The evaluation PCB board was implemented to measure the chip performance of high power CMOS T/R switch.


Figure 13. Measured scattering parameters for the RX path of the CMOS $\mathrm{T} / \mathrm{R}$ switch over the frequencies from $0.5-\mathrm{GHz}$ to 3 GHz .


Figure 14. Measured scattering parameters for the TX path of the CMOS $\mathrm{T} / \mathrm{R}$ switch over the frequencies from $0.5-\mathrm{GHz}$ to $3-$ GHz.

MHz when the RX switch is turned off. Input and output return losses larger than 25 dB are simultaneously achieved as the RX switch is turn on. Fig. 14 shows the measured performance in the TX path. As is shown that at $900-\mathrm{MHz}$ the insertion loss of 0.94 dB is obtained in the transmit path. The isolation between TX and RX paths is up to 35 dB at $900-\mathrm{MHz}$ when TX switch is turned off. Input and output return losses are both larger than 27 dB when the TX path is in operation.

The linearity measurements of the chip on the PCB were carried out using an HP-E4421B signal generator accompanied by an external


Figure 15. Measured insertion loss vs. TX input power for the stacking CMOS T/R switch operated at $900-\mathrm{MHz}$.

Table 1. Performance summary of bulk CMOS T/R switches.

| Reference |  | [8] | [8] | [9] | [9] | [15] | [16] | [16] | [16] | [17] | This Work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (GHz) |  | 0.928 | 0.928 | 0.928 | 0.928 | 0.9 | 0.9 | 0.9 | 0.9 | 2.4 | 0.9 |
| Technology ( $\mu \mathrm{m}$ ) |  | 0.5 | 0.5 | 0.35 | 0.35 | 0.35 | 0.26 | 0.26 | 0.34 | 0.25 | 0.18 |
| Design Features |  | Low $\mathrm{R}_{\text {sub }}$ | Low $\mathrm{R}_{\text {sub }}$ | Low $\mathrm{R}_{\text {sub }}$ | $\begin{gathered} \text { Low } \mathrm{R}_{\text {sub }} \\ +\mathrm{ITN} \end{gathered}$ | Enhanced <br> Compact Waffle MOSFETs | 3-stack SDR w/ cap | 3-stack <br> SDR w/o cap | 2-stack | $\begin{array}{\|c} \text { CMOS } \\ \text { SOI } \end{array}$ | 6-stack + <br> Floated Body <br> + High <br> Substrate <br> Isolation |
| Control Voltage |  | 6V/2V | $3.3 \mathrm{~V} / 0 \mathrm{~V}$ | 6V/2V | $6 \mathrm{~V} / 2 \mathrm{~V}$ | $3 \mathrm{~V} / 0 \mathrm{~V}$ | $6 \mathrm{~V} / 2 \mathrm{~V}$ | $6 \mathrm{~V} / 2 \mathrm{~V}$ | $6 \mathrm{~V} / 2 \mathrm{~V}$ | $2.5 \mathrm{~V} / 0 \mathrm{~V}$ | $3 \mathrm{~V} / 0 \mathrm{~V}$ |
| $\begin{aligned} & \hline \text { Insertion } \\ & \text { Loss (dB) } \\ & \hline \end{aligned}$ | TX | - | - | - | - | - | 0.5 | 0.5 | 0.5 | - | 0.94 |
|  | RX | 0.73 | 0.97 | 0.46 | 0.97 | 1.7 | 1 | 1 | 1.2 | 0.7 | 1 |
| Return Loss(dB) |  | - | - | $>15$ | $>15$ | $>15$ | $>20$ | $>19$ | $>19$ | - | $>25$ |
| Isolation (dB) | TX | - | - | - | - | $>27$ | 37 | 37 | 35 | 54 | 35.2 |
|  | RX | 41.8 | 40.1 | 39.5 | 35.4 | $>27$ | 29 | 29 | 31 | - | 28.4 |
| IP1dB for TX <br> (dBm) |  | 17.2 | 11.5 | 17.7 | 24.3 | 7.8 | 31.3 | 30 | 26.5 | 12 | 30 |

power amplifier and a spectrum analyzer. The IP1 dB of the stacking CMOS T/R switch operating at $900-\mathrm{MHz}$ is illustrated in Fig. 15. This switch can achieve input 1-dB gain compression point of $30-\mathrm{dBm}$ in the transmit path which equally means that $200-\mu \mathrm{m}$ spacing is sufficient to avoid strong substrate coupling between neighboring transistors of the $\mathrm{T} / \mathrm{R}$ switch. The simulated input P 1 dB is $35-\mathrm{dBm}$ which is 5 dB larger than the measured one due to the lack of large-signal models of the transistors in the design phase and the mechanism destructing the linearity of the CMOS T/R switch discussed in Section 4.

To compare the performance of the switch proposed in this paper with previous arts, Table 1 summaries the measured insertion loss, return loss, isolation, and IP1 dB of the selected T/R switches at 900MHz . The work presented in this paper demonstrates competitive
performance among the previously published results. The most prominent thing is that the proposed $\mathrm{T} / \mathrm{R}$ switch can achieve an IP1B of $30-\mathrm{dBm}$ by using $3 \mathrm{~V}(\mathrm{ON})$ and $0 \mathrm{~V}(\mathrm{OFF})$ control voltages. Smaller chip size can be achieved by using CMOS SOI technology [17].

## 6. CONCLUSION

The stacking $T / R$ switch implemented with a standard $0.18-\mu \mathrm{m}$ CMOS process has been designed, fabricated, and measured for $900-\mathrm{MHz}$ applications. This work shows that combining stacked transistors with RF floated bodies and high substrate isolation is effective to largely enhance the power-handling capability of the bulk CMOS T/R switch. This stacking $T / R$ switch shows an excellent performance of IP1 dB of $30-\mathrm{dBm}$ in the transmit path and the insertion loss of 1 dB in the receive path at $900-\mathrm{MHz}$. Because of the application of a standard CMOS process to implement the CMOS T/R switch, it is expected that the proposed $\mathrm{T} / \mathrm{R}$ switch can be easily integrated with CMOS RF transceivers for $900-\mathrm{MHz}$ applications.

## ACKNOWLEDGMENT

The authors would like to acknowledge the assistance and support of National Chip Implementation Center (CIC), National Applied Research Laboratories for manufacturing the chips of CMOS T/R switch circuits. This work is also supported by National Science Council, Taiwan, R.O.C., under the contract of NSC 95-2221-E-007-259-MY2.

## REFERENCES

1. Uda, H., T. Yamada, T. Sawai, K. Nogawa, and Y. Harada, "High-performance GaAs switch IC's fabricated using MESFET's with two kinds of pinch-off voltage and a symmetrical pattern configuration," IEEE Jounal of Solid-State Circuit, Vol. 29, 12621269, 1994.
2. Tokumitsu, T., I. Toyoda, and M. Aikawa, "A low-voltage, high-power T/R-switch MMIC using LC resonators," IEEE Transactions on Microwave Theory and Techniques, Vol. 43, No. 5, 997-1003, 1995.
3. Miyatsuji, K. and D. Ueda, "A GaAs high power RF single pole dual through switch IC for digital mobile communication system," IEEE Jounal of Solid-State Circuit, Vol. 30, No. 9, 979-983, 1995.
4. Imai, N., A. Minakawa, and H. Okazaki, "Novel high-isolation FET switches," IEEE Transactions on Microwave Theory and Techniques, Vol. 44, No. 5, 685-691, May 1996.
5. Raghavan, A., H. Deukhyoun, M. Moonkyun, A. Sutono, L. Kyutae, and J. Laskar, "A 2.2-V operation, $2.4-\mathrm{GHz}$ single-chip GaAs MMIC transceiver for wireless applications," IEEE MTTS International Microwave Symposium Digest, Vol. 2, 1019-1022, 2002.
6. Makioka, S., Y. Anda, K. Miyatsuji, and D. Ueda, "Super selfaligned GaAs RF switch IC with 0.25 dB extremely low insertion loss for mobile communication systems," IEEE Transactions on Electron Devices, Vol. 48, No. 8, 1510-1514, 2001.
7. Mil'shtein, S. and C. Liessner, "High speed switch using pairs of pHEMTs with shifted gates," Microelectronics Journal, Vol. 36, No. 3-6, 316-318, 2005.
8. Huang, F.-J. and K. O, "A $0.5 \mu \mathrm{~m}$ CMOS T/R switch for 900MHz wireless application," IEEE Journal of Solid-State Circuits, Vol. 36, No. 3, 486-492, 2001.
9. Huang, F.-J. and K. O, "Single-pole double-throw CMOS switches for $900-\mathrm{MHz}$ and $2.4-\mathrm{GHz}$ applications on p-silicon substrates," IEEE Journal of Solid-State Circuits, Vol. 39, 35-41, 2004.
10. Li, Z., H. Yoon, F.-J. Huang, and K. O, "5.8-GHz CMOS T/R switches with high and low substrate resistances in a $0.18 \mu \mathrm{~m}$ CMOS process," IEEE Microwave Wireless Components Letters, Vol. 13, 1-3, Jan. 2003.
11. Ohnakado, T., S. Yamakawa, T. Murakami, A. Furukawa, E. Taniguchi, H. Ueda, N. Suematsu, and T. Oomori, "21.5-dBm power-handling $5-\mathrm{GHz}$ transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs)," IEEE Journal of Solid-State Circuits, Vol. 39, 577-584, Apr. 2004.
12. Talwalker, N., C. P. Yue, and S. S. Wong, "An integrated 5.2 GHz CMOS T/R switch with LC-tuned substrate bias," 2003 International Solid-State Circuits Conference Digest of Technical Papers, 362-363, Feb. 2003.
13. Talwalker, N. A., C. P. Yue, and S. S. Wong, "Integrated CMOS transmit-receive switch using LC-tuned substrate bias for $2.4-\mathrm{GHz}$ and $5.2-\mathrm{GHz}$ applications," IEEE Journal of Solid-State Circuits, Vol. 39, 863-870, 2004.
14. Yeh, M.-C., Z.-M. Tsai, R.-C. Liu, K.-Y. Lin, Y.-T. Chang, and H. Wang, "Design and analysis for a miniature CMOS SPDT switch using body-floating technique to improve power
performance," IEEE Transactions on Microwave Theory and Techniques, Vol. 54, No. 1, 31-39, Jan. 2006.
15. Wu, W., S. Lam, and M. Chan, "A wide-band T/R switch using enhanced compact waffle MOSFETs," IEEE Microwave Wireless Components Letters, Vol. 16, 287-289, 2006.
16. Xu, H. and K. O, "A 31.3-dBm bulk CMOS T/R switch using stacked transistors with sub-design-rule channel length in floated p-wells," IEEE Journal of Solid-State Circuits, Vol. 42, 2528-2534, 2007.
17. Tinella, C., J. M. Fournier, D. Belot, and V. Knopik, "A highperformance CMOS-SOI antenna switch for the $2.5-5 \mathrm{GHz}$ band," IEEE Journal of Solid-State Circuits, Vol. 38, No. 7, 1279-1283, Jul. 2003.
