Vol. 7

Front:[PDF file] Back:[PDF file]
Latest Volume
All Volumes
All Issues
2009-04-30

High-Gain CMOS Low Noise Amplifier for Ultra Wide-Band Wireless Receiver

By Ali Dorafshan and Mohammad Soleimani
Progress In Electromagnetics Research C, Vol. 7, 183-191, 2009
doi:10.2528/PIERC08090903

Abstract

A 3-5 GHz broadband CMOS single-ended LNA with a new theoretical approach based on least-square algorithm is presented in this paper. The design consists of a wideband input impedance matching network, a cascoded amplifier with inductively-degenerated LNA, and an output impedance matching network. It is simulated in TSMC 0.18 μm standard RF CMOS process. The optimum matching network is designed to minimize the noise figure (NF) and maximize the power gain. The element values of optimum matching network have been obtained using the least-square algorithm. The proposed LNA exhibits a gain in range of 19.9-18.9 dB, over the UWB low-band (3 to 5 GHz). Moreover, the noise figure is obtained in range of 0.6-0.8 dB. Besides, the input P1-dB and IIP3 are -10.5 dBm and 18 dBm, respectively. The proposed method has minimum 4 dB power gain improvement in relative to similar works with constant noise figure. Also, the DC supply is considered to be 1.8 V.

Citation


Ali Dorafshan and Mohammad Soleimani, "High-Gain CMOS Low Noise Amplifier for Ultra Wide-Band Wireless Receiver," Progress In Electromagnetics Research C, Vol. 7, 183-191, 2009.
doi:10.2528/PIERC08090903
http://jpier.org/PIERC/pier.php?paper=08090903

References


    1. Heydari, P. and D. Lin, A performance optimized CMOS distributed LNA for UWB receivers, Proc. Int. Custom Integrated Circuits Conf., 330-333, Sept. 2005.

    2. Doh, H. C., Y. K. Jeong, S. Y. Jung, and Y. J. Joo, Design of CMOS UWB low-noise amplifier with cascode feedback, Proc. European Solid-state Circuits Conf., 435-438, Sept. 2004.

    3. Molavi, R., S. Mirabbasi, and M. Hashemi, A wideband LNA design approach, Proceedings of the International Symposium on Circuits and Systems, 5107-5110, May 2005.

    4. Hodges, D. A., R. Saleh, and H. Jackson, Analysis and Design of Digital Integrated Circuits, 3rd Ed., McGraw-hill, 2004.

    5. Dixon, L. C. W., Non-linear Optimization, English University Press, London, 1972.